We have 3 of 6 papers
We haven’t gathered this author’s papers yet. Follow them and we’ll fetch their work.
Not the right person? Other researchers publish under this name.
Standardizing Boolean Transforms
This paper proposes a unified representation of individual instances of the resubstitution problem and several solvers with different runtime/quality tradeoffs that cover a broad range of use-cases in logic synthesis and formal verification.
Randomized Transduction for High-Effort Logic Synthesis
A novel variation of high-effort logic synthesis called transduction is presented, which performs transformation and reduction using don’t-cares to restructure the circuit.