MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing
The Memory-Centric Hierarchical Architecture (MCHA) is proposed, a reconfigurable hardware solution tailored for parallel-sequential execution that leverages a hierarchical communication strategy that facilitates distributed, inter-core data routing, thereby significantly reducing the bandwidth burden on the global mem...