Bhavesh Soni

Architectural Integration of Specialized Low-Power Cells and UPF Constraints in Nanoscale VLSI Design

As integrated circuit fabrication advances deep into sub-10nm Fin FET dimensions, the primary challenge in physical design has decisively transitioned from minimizing silicon area to managing complex power demands. Modern multi-core SoCs require high-speed switching for computational performance, but this creates sever...