Integration of Multiplication and Floating-Point Extensions in Risc-V: Design and Synthesis
This project involves the design and implementation of the multiplication (M) and floating point (F) extensions and their integration with the base RV32I processor in forming an RV32IMF processor. The multiplication and division unit (MDU) and floating-point unit (FPU) are designed to support these extensions. The MDU...