Efficient Circuit Transpilation of Commuting Gates on 2D Grids
This work proposes a transpilation scheme for circuits consisting of blocks of commuting two-qubit gates on two-dimensional lattices that alternates between constructing problem-dependent SWAP-layer sequences and updating the qubit layout, yielding significantly shorter circuits for graphs with few edges.