An Integrated Framework for High-Precision and Low-Power Computing
A unique combination of Posit arithmetic, iterative division, SIMD parallelisation, and pipelining optimisation into a single framework that addresses the shortcomings of IEEE-754 floating-point arithmetic and can be used effectively in high-performance computing systems, embedded processors, and AI accelerators.