M. Sreedhar

Design and Verification of an optimized 32-bit pipelined multiplier for high performance computing

Arithmetic operations are fundamental to digital signal processing systems, where multipliers often decide overall performance constraints. They are key components of many high-performance systems such as Microprocessors, FIR Filters, Digital Signal Processors etc. The most common way of performing signed multiplicatio...