LLM-Based Automated State Machine Generation and Assessment
UML state machine modeling is a critical activity for the validation/verification of requirements and the specification of dynamic system behavior. Traditionally, state machines are manually crafted and assessed by experienced engineers based on natural-language requirements - a time-consuming and errorprone procedure....