Hardware-Assisted Dynamic Quantization for Low-Power DNN Inference on Edge FPGAs
A hardware-assisted dynamic quantization control framework leveraging a Hardware/Software Co-Design approach, capable of dynamic precision scaling across a wide spectrum from 16-bit down to 2-bit, and providing an autonomous, low-overhead supervisory control mechanism for adaptive edge inference.