Design and FPGA Evaluation of a Multi-Operand Extension Mechanism for Tightly Coupled RISC-V Processors
Complex scalar kernels often contain instruction fragments whose computation is simple but whose operand demand exceeds the traditional two-input–one-output custom-instruction model. This operand interface bottleneck limits instruction merging in tightly coupled RISC-V acceleration. This paper proposes a multi-operand...