Xiao-Xiao Li

FPGA-Based Asynchronous FIFO Design for Cross-Clock Domain Data Transmission

For modern digital systems with multiple clock domains, asynchronous First In First Out (FIFO) is the predominant solution for reliable cross-domain data transfer. The two problems of the old design are the risk of metastability in multi-bit pointer synchronisation and incorrect generation of empty/full flags. If only...