Xuan Thao Tran

An Efficient HLS-Based Hardware Accelerator with Resource Optimization for Transformer Models

Deploying Transformer models on FPGA and System-on-Chip (SoC) platforms remains challenging due to their substantial computational complexity, large memory footprint, and high hardware resource requirements, particularly in multi-head attention and stacked encoder-decoder layers. This paper proposes a hardware-efficien...