Zhi-Hao Xu

Rethinking LLM-aided RTL Code Optimization Via Timing Logic Metamorphosis

Register Transfer Level (RTL) code optimization is critical for meeting performance and power budgets in Field Programmable Gate Array (FPGA) design. Traditional approaches depend on expert knowledge or heuristics, which are time consuming and error prone. Therefore, recent research has explored using Large Language Mo...