Skip to content
Preprint

FlashGPU-sim: Enabling GPU Modeling for Modern Architectures and AI Workloads

Sep 2026 · 0 citations · 48 references
Computer Science

TL;DR

FlashGPU-sim is presented, an open-source, execution-driven, cycle-accurate GPU simulator for modern AI workloads that faithfully models modern hardware features such as asynchronous data movement, fine-grained synchronization, tensor-core execution, and distributed shared memory.

Abstract

As AI becomes increasingly ubiquitous, modern AI systems are shaped by a tight software-hardware co-design loop. Later GPUs expose features such as asynchronous data movement, tensor core pipelines, and fine-grained synchronization that high-performance kernels aggressively exploit, while emerging application behaviors increasingly influence the next generation of hardware design. Unfortunately, the latest open-source simulators for NVIDIA GPUs focus on architectures and software stacks from roughly six years ago. Therefore, they cannot support many state-of-the-art AI kernels generated by modern compiler stacks, e.g. Triton, or accurately model the hardware features they depend on. As a result, architects lack a credible platform for analyzing bottlenecks in this flywheel or evaluating design trade-offs for future AI systems. To bridge this gap, we present FlashGPU-sim, an open-source, execution-driven, cycle-accurate GPU simulator for modern AI workloads. FlashGPU-sim faithfully models modern hardware features such as asynchronous data movement, fine-grained synchronization, tensor-core execution, and distributed shared memory. A Triton extraction front-end allows direct simulation of optimized AI operators without manual porting, while multi-threaded execution makes large-scale software-hardware co-design practical. Across 131 workload configurations on RTX 5090, H100, and B200, FlashGPU-sim achieves a cycle-level MAPE of 5.24%, while multi-threaded simulation reaches a 7.86x speedup with 16 host threads. An H100 case study further demonstrates its utility for microarchitectural design exploration.

View source

Similar papers

Preprint Aug 2026

Architecting the Next Generation of Asynchronous, Distributed GPUs for the AI Era

This work presents a cycle-level simulation framework designed to accurately model modern GPU generations, including Ampere, Hopper, and Blackwell, and conducts architectural case studies to evaluate emerging design trajectories, including chiplet topology scaling, expanded SRAM capacity and bandwidth, and inter-GPU pr...

Junrui Pan, Wei-Li An, Cesar Avalos Baddouh et al. · 2 citations · ⚡2
Review Aug 2026

AI Hardware Accelerators for Large Language Models: Architectures and the Memory Wall

This review surveys the full landscape of AI hardware accelerators for LLMs, including general-purpose GPUs, custom ASICs, reconfigurable FPGAs, processing-in-memory and near-memory architectures, and emerging neuromorphic and photonic approaches across cloud and edge deployment.

Siddharth Patel, Rohit Singh · 0 citations
Conference Open access Sep 2026

Analyzing the Impact of Architectural Design Decisions on Performance Across Generations of NVIDIA GPUs

This project analyzes how the architectural changes introduced across NVIDIA’s Volta, Ampere, and Hopper GPU generations translate into real-world performance and energy efficiency gains and shows that specialization can deliver substantial performance and efficiency gains, but only when workloads can effectively use t...

Matthew Tindale, I. Karlin, Tobias Salamon et al. · 0 citations
Sep 2026

LineShine: online acceleration for HPC-AI converged scientific computing

LineShine is presented, a newly deployed exascale supercomputer whose online acceleration architecture provides a new design point for converged HPC and AI and demonstrates that its balanced architecture and software stack can translate system capability into high throughput, robust scalability, and sustained scientifi...

Yu-Tong Lu, Guang-Nan Feng, Hao-Huan Fu · 2 citations
Preprint Aug 2026

On Design Principles for Efficient Heterogeneous DRAM-PIM-GPU Systems

Three fundamental design principles are revealed that provide design-space guidance for architects designing the next generation of memory-accelerated LLM systems.

Corey Lammie, Hadjer Benmeziane, W. Simon et al. · 0 citations

We use cookies to run the site and, with your consent, for analytics and to show ads. See our Cookie Policy.