Skip to content
Book Open access

BCCE: Block-Centric GPU Co-Design for Real-Time Range-Top-K Query at Scale

Jul 2026 · IEEE International Symposium on High-Performance Parallel Distributed Computing · pp. 249-264 · 0 citations · 62 references
Computer Science

TL;DR

BCE is presented, a GPU-co-designed, block-centric engine that makes range-top-k efficient by exposing a reusable intermediate representation of the data, and achieves sub-millisecond query latency and up to 308 × higher throughput than state-of-the-art GPU baselines, while performing billion-scale dynamic updates in milliseconds.

Abstract

Range-top-k queries retrieve the top-k elements within an arbitrary subrange of a large array and are a key primitive in real-time analytics. Unlike one-shot top-k selection, practical deployments issue large volumes of queries over varying and often overlapping ranges, frequently interleaved with streaming updates. In this setting, applying conventional GPU top-k kernels per query is inefficient: each query triggers range rescans or O(n)-scale passes that overwhelm HBM bandwidth, thrash on-chip caches, and provide little reuse across overlapping windows. We present BCCE, a GPU-co-designed, block-centric engine that makes range-top-k efficient by exposing a reusable intermediate representation of the data. BCCE partitions the array into locally sorted blocks and builds a compact interval-aware auxiliary index, reducing each query to a small set of contiguous active slices that remain amenable to SIMT execution. Queries are answered via a two-layer search: a global rank-thresholding step identifies the candidate value interval, followed by block-local verification restricted to the corresponding slices. This design constrains the active working set to \(O(\sqrt {n})\) and achieves \(O(\sqrt {n}\log n)\) per-query time with largely coalesced accesses and high on-chip reuse. To further improve throughput, BCCE employs a DP-based cache placement policy to keep hot slices resident in L2 or shared memory, and a range-grouped batching scheme that amortizes PCIe transfers for out-of-core datasets by reusing fetched slices across queries. Finally, BCCE supports incremental, block-local insertions and deletions without global rebuilds, sustaining performance under continuous data evolution. Across 17 datasets, including up to 70B elements (256 GB), BCCE achieves sub-millisecond query latency and up to 56, 308 × higher throughput than state-of-the-art GPU baselines, while performing billion-scale dynamic updates in milliseconds.

Read PDF

Similar papers

Jul 2026

Terascale Query Processing in the Browser: Rethinking GPU Acceleration

WGLog is introduced, the first web-browser-native GPU engine for compute-bound recursive database queries and replaces hash-table-based joins with atomic-free sorted-array joins, eliminating the serialization bottleneck that hash tables suffer on skewed graphs.

Jiaxin Lu, Landon Dyken, Yi-Hao Sun et al. · 0 citations
Book Open access Jul 2026

Challenges in Scaling R-tree Spatial Search on Processing-In-Memory

The challenges of scaling R-tree spatial search on a commercial Processing-in-Memory (PIM) system are studied, and parallel host-side aggregation, efficient result handling, and query-aware DPU assignment for scalable PIM-based spatial search are motivated.

Tasmia Jannat, Michael Gowanlock, S. Puri · 0 citations
Review Aug 2026

When Does Distributed AI Inference Need More Wide-Area Bandwidth? A Co-Design Evaluation of Optical, Packet, and Software Levers

A workload model predicting when moving inference state across sites beats recomputing it is derived, and five sensitivity axes are quantify: context length, attention architecture, queueing, agentic compounding, and loss/jitter-induced bandwidth collapse are quantified.

C. Prasanna · 0 citations
Preprint Aug 2026

Direct-Operable SIMD Bit-Slicing: A Framework for Memory-Efficient Predicate Evaluation

A novel framework that utilizes the Project Panama Vector API to perform predicate evaluation directly over bit-sliced, compressed data streams by transposing standard row-oriented data into parallel bit-planes to demonstrate a mechanism to evaluate complex filters using SIMD instructions without requiring prior decomp...

A. Mathiyazhagan · 0 citations
Preprint Aug 2026

RVANNS: Mixed-Precision Indexing and Locality-Aware Graph Traversal on RISC-V

RVANNS is presented, an RVV-oriented ANNS engine that jointly optimizes vector representation and graph locality and achieves 3.39x and 4.94x speedups over scalar execution on real 128-bit and 256-bit RVV processors, respectively.

Cheng-Ying Huan, Yudong Liu, Jian-Guo Wang et al. · 0 citations

We use cookies to run the site and, with your consent, for analytics and to show ads. See our Cookie Policy.