Skip to content
Preprint

HEMERA: A Heterogeneous Memory-Centric Accelerator with Recursive Dataflow for Edge-Constrained State-Space-Duality Models Inference

Jul 2026 · 0 citations · 32 references
Computer Science

TL;DR

HEMERA is presented, a heterogeneous memory-centric accelerator for efficient Mamba-2 inference that reformulates the matrix-form SSD computation into an algebraically equivalent streaming-recursive dataflow that avoids quadratic intermediate storage while preserving the original computation.

Abstract

Structured State Space Models (SSMs), such as Mamba, enable efficient long-sequence modeling with linear time complexity. Recent implementations realize this capability through Structured State Space Duality (SSD), which transforms recursive state evolution into matrix-form computations. However, SSD introduces substantial system-level overheads, including quadratic intermediate materialization, irregular data movement, and prefix-dependent execution, leading to excessive memory traffic and bandwidth demand on conventional architectures. Although prior accelerators mitigate these overheads through optimized dataflows or compute-in-memory techniques, they largely retain matrix-oriented SSD execution and cannot simultaneously avoid quadratic intermediate storage and efficiently map dependency-bound state propagation. This paper presents HEMERA, a heterogeneous memory-centric accelerator for efficient Mamba-2 inference. Rather than directly executing the matrix-form SSD computation, HEMERA reformulates it into an algebraically equivalent streaming-recursive dataflow that avoids quadratic intermediate storage while preserving the original computation. The resulting heterogeneous execution paradigm maps dense linear operations onto in-memory computing units and recursive state updates onto a dedicated streaming engine. Across Mamba-2 models ranging from 130M to 2.8B, HEMERA achieves average latency speedups of 1.4x-3.6x and energy-efficiency improvements of 12.2x-27.0x over the official optimized fused Mamba-2 kernel on NVIDIA A100. It further reduces the average SSD-related execution-time ratio across model scales to 14.12% during long-sequence inference, demonstrating its potential for efficient deployment under edge constraints.

View source

Similar papers

Book Open access Jul 2026

Cheetah: Optimizing Execution Pipelines for Matrix-Free Finite Element Operators on GPUs

Cheetah is presented, a set of kernel-level optimizations that systematically redesign the execution pipeline of just-in-time compiled matrix-free finite element operators without modifying the mathematical formulation or user-facing programming model and demonstrates that low-level kernel restructuring is essential fo...

Jie Ren, H. Ltaief, Stefano Zampini et al. · 0 citations
Jul 2026

Optimizing ML Workload Partitioning between CPUs and CIM Accelerators for Heterogeneous Computing

An Integer Linear Programming (ILP)-based workload partitioning framework for heterogeneous CPU-CIM systems that minimizes end-to-end inference latency under RRAM constraints, captures parallelism, and combines empirical profiling with analytical models is proposed.

Joel Klein, Rebecca Pelke, Roberto Laudani et al. · 0 citations
Jul 2026

HeteroMosaic: Exposing and Exploiting Heterogeneous Execution Opportunities for Energy-Efficient Edge LLM Inference

HeteroMosaic first uses a heterogeneous roofline model to identify when combining iGPU and NPU execution is beneficial and decomposes inference into dependency-preserving micro-batches that expose cross-accelerator overlap and applies trace-guided co-optimization of scheduling and device allocation under practical effe...

Gregory Jun, Wesley Pang, E. Richter et al. · 0 citations
Open access Jul 2026

Asynchronous Co-Execution of PyTorch on Zynq-7000: FPGA Matrix Delegation and PS–PL Overlap for End-to-End Inference Throughput

A systolic array-based accelerator prototype implemented on the Zynq-7000 SoC integrated directly into PyTorch, enabling dense linear algebra to be delegated to the FPGA chip while Cortex-A9 continues executing the software stack uninterrupted.

Omar Hernandez-Yañez, A. Juárez-Lora, J. Y. Montiel-Pérez et al. · 0 citations

We use cookies to run the site and, with your consent, for analytics and to show ads. See our Cookie Policy.