This work addresses the gap in CNN architectures with subsequent In-Memory Computing implementation in mind, using an analytical resource–cost model for multiplierless integer inference, and constrains candidate CNN architectures toward integer computations that can be expressed through memory look-ups, additions, and shifts, rather than conventional multiply–accumulate operations.
Abstract
Many CNN architectures are primarily optimized for classification accuracy and software-level metrics, but they do not necessarily account for resource-constrained integer inference. This work addresses this gap by optimizing CNN architectures with subsequent In-Memory Computing (IMC) implementation in mind, using an analytical resource–cost model for multiplierless integer inference. Motivated by the need to reduce data movement and avoid explicit multipliers, the proposed methodology constrains candidate CNN architectures toward integer computations that can be expressed through memory look-ups, additions, and shifts, rather than conventional multiply–accumulate operations. Distributed Arithmetic provides the computational basis for this multiplierless formulation, while the proposed HWCost model is used together with validation performance and validation efficiency to rank and select candidate architectures. Candidate architectures are generated by combining six redesign techniques: Global Average Pooling (GAP) to reduce classifier complexity, Quantization-Aware Training (QAT) to optimize weight precision, reduction in convolution filter size, selection of the downsampling strategy, power-of-two constraints on the feature map size before GAP, and training oriented toward integer-only inference. We evaluate the combined effect of these techniques on MNIST, FashionMNIST, CIFAR-10, and PneumoniaMNIST. The results show that, across MNIST and FashionMNIST, the selected compact models reduce the estimated HWCost by up to 2.52× with approximately one percentage point or less degradation in test accuracy. On CIFAR-10, the lowest-cost candidate reduces the estimated HWCost by 3.94×, relative to the highest-accuracy candidate, at the cost of a larger accuracy reduction. On PneumoniaMNIST, the efficiency-oriented candidate achieves comparable independent-test-balanced accuracy to the highest-validation-balanced accuracy candidate while requiring substantially lower estimated HWCost.
The demand for more accurate Convolutional Neural Networks (CNNs) has led to increasingly deep and computationally expensive models. These architectures face limiting deployment and resource constraints when implemented. Static CNN models treat all input samples with identical computational density. These models are in...
Joe Kareh, Rodrigue Imad· Applied Informatics· 0 citations
A novel approach to CNN architecture optimization is proposed by leveraging mathematical series—such as arithmetic, geometric, or harmonic progressions—to define structured, scalable, and interpretable layer configurations, offering a lightweight, reproducible framework for CNN configuration that can be adapted across...
K. AshaRani, S. Gowrishankar· Neural computing & applicati...· 0 citations
Processing-in-memory (PIM) accelerators perform in-situ dot-product operations between input feature maps (IFMs) and convolutional neural network (CNN) weights to accelerate inference. The efficiency of these computations is heavily influenced by the weight mapping strategy. However, existing approaches often adopt IFM...
Tong Wu, Shui-Bing He, Wei-Jian Chen et al.· IEEE transactions on compute...· 0 citations
This work builds a GPU library that emulates SC matrix multiplication at scale, exposes stream lengths as first-class kernel arguments, and evaluates SC end-to-end on image classification, object detection and instance segmentation, class-conditional image generation, and visual world-model planning.
Hao-Ran Jin, Kang-Qi Zhang, Ji-Rong Yang et al.· 0 citations
Low-level hardware acceleration strategies to deconstruct the mapping from algorithm logic to silicon substrates are reviewed to provide strong guidelines for the hardware-software co-design of emerging ultra-low power edge Artificial Intelligence (AI) chips.
Linenxu Zhang· MATEC Web of Conferences· 0 citations
We use cookies to run the site and, with your consent, for analytics and to show ads.
See our Cookie Policy.