Skip to content
Open access

Validity-Aware Multi-Level Autotuning for Efficient Tensor Program Generation

Jul 2026 · ACM Transactions on Embedded Computing Systems · 0 citations · 20 references

TL;DR

MOCHA introduces two key ideas: a validity prediction model to filter out invalid configurations prior to expensive hardware profiling, and an advanced performance prediction model that leverages hidden features extracted during the compilation process to enhance autotuning efficiency and robustness.

Abstract

The growing complexity of deep learning models necessitates specialized hardware and software optimizations, across diverse computing platforms, spanning from general-purpose CPUs and GPUs to domain-specific accelerators. While machine learning-based autotuning methods have emerged as a promising solution to reduce manual effort, existing template-based and template-free approaches often suffer from prolonged tuning times due to the extensive profiling of invalid configurations, which may result in runtime errors. To address this inefficiency, we propose MOCHA, a multi-level optimization with compiler for hardware acceleration framework designed for robustness and generality. MOCHA introduces two key ideas: (1) a validity prediction model to filter out invalid configurations prior to expensive hardware profiling, and (2) an advanced performance prediction model that leverages hidden features extracted during the compilation process. We evaluated MOCHA on two distinct hardware backends: a customized VTA accelerator, and an NVIDIA T4 GPU. Experimental results show that MOCHA on the VTA achieves equivalent performance improvements using only 12.3% of the samples required by a TVM-like approach and reduces the invalidity ratio during autotuning by an average of 66.4%. Similarly, on the NVIDIA T4 GPU, MOCHA demonstrates its superior efficiency by reaching the performance plateau using only 87.1% of the samples required by the baseline TVM autotuner while reducing the invalidity ratio during autotuning by 62.2%. These results highlight the potential of MOCHA to enhance autotuning efficiency and robustness across diverse hardware platforms by effectively filtering out invalid configurations and focusing the search on high-performance regions.

Read PDF

Similar papers

Book Open access Jul 2026

Cross-Architecture Autotuning for Single-Source Heterogeneous Programming Models

An automated framework is introduced that jointly explores compiler flags and runtime parameters using both Bayesian optimization and a tabu-search–based strategy to investigate the transferability of compile-time and runtime autotuning decisions across CPUs and GPUs, focusing on AdaptiveCpp, a SYCL implementation buil...

Hari Abram, Nikela Papadopoulou, Jens Domke et al. · 0 citations
#machine learning Preprint Jul 2026

Nova: An End-to-End MLIR Compiler for Deep Learning

The next iteration of Nova is presented, an automated end-to-end JIT compiler that achieves absolute control over hardware mapping by synthesizing fine-grained kernels directly from the computation's structure by extending Nova's compilation pipeline to natively support full Transformer architectures.

Adwaid Suresh, Aparna A. Harshini, Jona Delcy et al. · 0 citations

Systematic Design Methodologies for Multi-Engine Deep Learning Accelerators

This thesis presents design methodologies that increase the extent to which key design choices are based on exploration and quantitative evaluation of design alternatives, and identifies architectures that consistently outperform the state-of-the-art, achieving considerable improvements in latency, throughput, energy,...

Fareed Mohammad Qararyah · 0 citations
Book Open access Aug 2026

Portable to Efficient: Auto-Tuning Hardware-Agnostic GPU Kernels in Julia

The established Kernel Tuner auto-tuning framework is rebuilt with Julia support, enabling systematic exploration of kernel configurations for hardware-agnostic GPU kernels targeting NVIDIA, AMD, Intel, and Apple GPUs.

Floris-Jan Willemsen, Evelyne Ringoot, Alan Edelman · 0 citations
Jul 2026

CONQuER: Hardware-Aware Mixed-Precision Quantisation with Online-Calibrated Surrogates

Evaluation across mobile and laptop CPUs, and server GPUs demonstrates that optimal quantisation policies are hardware-dependent, so CONQuER shifts quantisation into the compiler pipeline at the TOSA level, enabling intelligent configuration handling based on compiler support.

Aidan Dakhama, Ajitha Rajan · 0 citations

We use cookies to run the site and, with your consent, for analytics and to show ads. See our Cookie Policy.