Conference

An Optimized Carry Increment Adder Architecture for High-Performance and Low-Power Processors

R. N. M.Maheswari A.Abinaya

Aug 2026 · International Conference Electronic Systems, Signal Processing and Computing Technologies [ICESC-] · pp. 250-256 · 0 citations · 18 references

DOI Semantic Scholar

View source

We use cookies to run the site and, with your consent, for analytics and to show ads. See our Cookie Policy.