Skip to content
Preprint

Fault-tolerant and fully addressable unitary logical gates via round-robin sparsification

Oct 2026 · 0 citations · 54 references
Physics

Abstract

For quantum low-density parity check (qLDPC) codes, the ability to manipulate individual logical units of information, i.e. the use of addressable gates, enables maximal utility of their efficient encoding. We introduce explicit low-depth unitary circuits that realize fully addressable and fault-tolerant two-qubit Clifford gates for a subset of two-dimensional translationally invariant qLDPC codes. Our transversal unitaries are created by applying a geometrically structured sparsification procedure to round-robin circuits. We verify the general applicability of our protocol by proposing and numerically simulating a range of addressable CZs between toric, cyclic hypergraph-product, color, gross, and directional codes, demonstrating fault-tolerant memory-like logical error rate scaling.

View source

We use cookies to run the site and, with your consent, for analytics and to show ads. See our Cookie Policy.