Aug 2026· Conference on Applications, Technologies, Architectures, and Protocols for Computer Communication· 0 citations· 16 references
Computer Science
TL;DR
Experimental results show that Chameleon can augment P4 programs with small one-time preprocessing and compilation overheads, and supports millisecond-level runtime configuration operations for verification requirements.
Abstract
Runtime verification is critical for detecting whether programmable networks behave as intended during operation. However, many existing runtime verification mechanisms instantiate executable verification logic around requirements specified before deployment, making it difficult to change checks at runtime. This paper presents Chameleon, a runtime-pluggable verification mechanism for programmable networks. Chameleon separates a stable verification substrate from concrete verification requirements: the verification substrate is embedded into the data plane before deployment, while requirements are represented as runtime-manageable VERIFY objects and translated into P4Runtime table entries, allowing the operator to add, modify, or delete supported verification types without recompiling the data-plane program. Experimental results show that Chameleon can augment P4 programs with small one-time preprocessing and compilation overheads, and supports millisecond-level runtime configuration operations for verification requirements.
This work presents a lightweight and modular proof technique for verifying eventual progression guarantees for Rust async runtimes and realizes this proof technique as a set of static analyses for Rust and uses these to verify eventual progression of several key components of multiple Rust async runtime implementations...
Yan-Ze Li, Ivan Beschastnikh, Alexander J. Summers· 0 citations
This paper introduces the first verification-aware data-plane language: VeriLucid, which aims to unify programming and specification in one high-level language, with built-in proof automation.
John Sonchack, P. Zave, Jennifer Rexford· Conference on Applications,...· 0 citations
Formal specification techniques have been introduced to address the ambiguities inherent in natural-language hardware specifications. One such approach is the Universal Specification Format (USF), which provides a machine-readable, formal reference for Register-Transfer Level (RTL) verification. However, verifying agai...
Robert Kunzelmann, Raphael Kunz, Stephanie Ecker et al.· Journal of Signal Processing...· 0 citations
Janus is presented, an LLM-assisted framework that synthe-sizes custom instructions integrated into the Ibex RISC-V core while keeping correctness outside the agent, demonstrating a practical path for using LLMs to explore ISA specialization without making the agent part of the trusted correctness boundary.
This work presents a technique for compiling the synchronous fragment of STL (SSTL) into synchronous observers in the dataflow language Lustre, and contributes an interactive visualiser that renders a property's three-valued verdict over an editable trace.
Logan Kenwright, Partha S. Roop, Sobhan Chatterjee et al.· 0 citations
This paper proposes symbolic execution as an efficient approach to bounded verification of communication-protocol compliance in embedded firmware. Such protocols are often validated empirically, but conventional test cases may fail to expose subtle instances of noncompliance. We present an approach that applies symboli...
Xing-Hua Peng, Pai H. Chou· 0 citations
We use cookies to run the site and, with your consent, for analytics and to show ads.
See our Cookie Policy.