Skip to content
Conference Open access

ADASEC-TB: Cryptography Verification & Benchmarking for Next-Generation Networking Hardware

2026 · International Conference on Security and Cryptography · pp. 335-342 · 0 citations · 20 references
Computer Science

TL;DR

A modular, flexible testbed which comprises several tasks: traffic generation, traffic processing and analysis of traffic obtained after its processing, and suitability of the testbed for hardware-based cryptography solutions is demonstrated.

Abstract

: Next-generation networks aim to provide a wide range of services which require high level of performance and security. In some services, security is particularly important and lack of it can lead to critical consequences due to sensitivity of the information being transmitted. Therefore, research in the field of security has significantly increased and a number of security solutions for next-generation networks are already developed. For every security solution, there is a need for a trusted test environment which can be used for its functional verification and performance evaluation. Existing security testbeds do not provide reproducible testing and evaluation of hardware-based cryptography solutions, which are especially important for high-speed next-generation networks. To overcome this limitation, we present a modular, flexible testbed which comprises several tasks: traffic generation, traffic processing (i.e. performing desired network or security functions) and analysis of traffic obtained after its processing. Suitability of our testbed for hardware-based cryptography solutions is demonstrated on an example of selective encryption through RTL simulation using ModelSim simulator.

Read PDF

Similar papers

Open access Jul 2026

LISHARK: Lightweight Side Channel Protected Secure Hardware Extension with Re-keying

Re-keying every 10 encryptions provides a practical and secure solution that limits the effectiveness of side-channel attacks, and the proposed lightweight architecture, named LISHARK, maintains the same area footprint as a standalone AES core, making it significantly more efficient compared to TI and DOM.

Soumi Chatterjee, Siddhartha Chowdhury, Urbi Chatterjee et al. · 0 citations
Sep 2026

PipSORE: pipelined AES hardware design with shared one-round key expansion

PipSORE is introduced, a novel architectural optimization focused on area and power and the single- and multi-core PipSORE architectures are proposed and evaluated and utilize the outer-round pipelining technique.

M. M. Mahmoud, Sherif O. B. Farraj, Abeer Farouk Ali · 0 citations
Open access Aug 2026

Enhancing Network Communication Security Using Hybrid Cryptographic Techniques

The proposed network security system uses Elliptic Curve Cryptography to secure session establishment for trusted traffic, which enables key exchange and implements Advanced Encryption Standard (AES) for data encryption that requires low computational resources.

Qing He · 0 citations
Open access Aug 2026

Lightweight Strategies for Reliability Improvement of PUF-Based Authentication in Resource-Constrained Devices

Cyberattacks represent a serious threat for the security of network-based systems and are responsible for large economic losses every year. In this context, physical unclonable function (PUF)-based authentication can provide access to the network resources to legitimate users only, thus preventing unauthorized accesses...

Marco Grossi, Martin Omaña · 0 citations
Conference Aug 2026

A Comprehensive Review of 5G Security Architecture and Quantum-Safe Communication Using Quantum Key Distribution and Post-Quantum Algorithms

G Network Architecture technology is undergoing a revolution in wireless communication, delivering ultra-high data rates, massive device connectivity, low latency and intelligent network automation, all of which are relevant to smart city, healthcare, autonomous vehicle and industrial IoT applications. But with its dis...

N. S. Alex, T. Jaya, R. Prasad · 0 citations
Open access Sep 2026

A Performance-Security Balanced Framework for Lightweight Cryptography Incorporating Hardware Acceleration and Adaptive Key Exchange in IoT Environments

A performance–security balanced framework that specifies an adaptive key exchange protocol based on X25519 with HKDF-SHA256, an authenticated encryption using ChaCha20-Poly1305 or AES-GCM with strict nonce/counter management, and hardware acceleration on ARM Cortex-M4 and FPGA modules to reduce computation and energy o...

Shalini B, Jayaganesh J · 0 citations

We use cookies to run the site and, with your consent, for analytics and to show ads. See our Cookie Policy.