Skip to content

Low-Rate Cascaded Parallel Digital Predistortion for Sub-6-GHz 400-MHz Signal Transmission

Aug 2026 · IEEE transactions on microwave theory and techniques · Vol 74, pp. 7623-7637 · 0 citations · 37 references

Abstract

This article proposes a novel, low-rate digital predistortion (DPD) for sub-6-GHz 400-MHz modulated signal transmission. In this model, a low-rate input signal is concurrently fed into multiple parallel cascaded model branches to generate the low-rate predistorted signal. Each branch contains: a dual-function finite impulse response (FIR) filter for interpolation and memory effect compensation, multiple parallel Volterra series-based submodels that are selectively activated based on the current input state and are optimized in complexity by a pruning algorithm, and low-rate filters. Additionally, a model parameter extraction method is introduced for this model. Based on this model, a high-precision DPD system can be obtained with low system processing rates. Experimental validation was performed using 5G new radio (NR) signals with 400-MHz modulation bandwidth on a 3.4–3.8-GHz gallium nitride (GaN) Doherty power amplifier (PA) at low system processing rates of 983 and 491 MSPS, respectively. Measurement results demonstrated that the proposed technique achieves good performance with lower complexity than existing models, with a normalized mean-square error (NMSE) and an adjacent channel power ratio (ACPR) of approximately −41 dB and −46 dBc at 983 MSPS, respectively, and an NMSE of approximately −40 dB at 491 MSPS.

View source

Similar papers

Open access 2026

Low-Complexity Model-Based Deep Learning for MIMO Digital Predistortion via Neural Network Array Modeling

This work presents a direct-learning architecture of a neural network (NN) digital predistortion (DPD) linearizer for a multiple-input multiple-output (MIMO) system while maintaining low complexity compared to a single-input single-output (SISO) system.

Erez Loebl, Nimrod Ginzberg, Emanuel Cohen · 0 citations
Open access Sep 2026

Scalar-Metric-Based Digital Predistortion Model Extraction Using Out-of-Band Power-Driven Stochastic Optimization

This article proposes a scalar-metric-based digital predistortion (DPD) model extraction architecture for radio frequency (RF) power amplifiers (PAs), where DPD coefficients are extracted using only scalar performance metrics rather than time-domain feedback signals. By formulating DPD coefficient adaptation as a black...

Qian Wu, A. Zhu · 0 citations
Open access 2026

FPGA-Deployed Lightweight Adaptive Hybrid DPD Implementation for PA Linearization in LEO STIN

Power amplifiers (PAs) are essential components of Space–Terrestrial Integrated Networks (STINs), where they compensate for the high propagation losses associated with long-distance satellite communication links. To maximize power efficiency, PAs are typically operated near saturation, resulting in nonlinear distortion...

Pubalee Podder, Swapnendu Das, Prabir Saha et al. · 0 citations
Dec 2026

A Digitally Controlled Phase and Amplitude Tunable Predistortion Architecture for RoF Links

A digitally controlled vector predistortion scheme for linearity enhancement in Radio over Fiber (RoF) link is proposed and experimentally demonstrated. The nonlinearity in the RoF link is experimentally characterized, and the designed predistorter employs a two-path structure consisting of a linear path and a nonlinea...

Gatte Srikanth, Meenakshi Rawat · 0 citations
Open access Sep 2026

A Dual-Mode Switchable Wide Decimation Range CIC Filter for Sigma–Delta ADCs

This paper presents a dual-mode switchable cascaded integrator-comb (CIC) filter with a wide decimation range for sigma–delta analog-to-digital converters (ADCs), enabling flexible adjustment of the output frequency rate and bandwidth. The proposed filter features two modes that can be switched according to power and p...

Xiao-Liang Ji, Peng Wang, Lu-Lu He et al. · 0 citations
Sep 2026

A 6.2--38-GHz Image-Reject Receiver With Hybrid LO Generation and Linear-in-dB Gain Control

This article presents a 6.2–38-GHz dual-channel receiver (RX) based on a configurable Hartley architecture, featuring sideband selection and achieving 28–49 dB calibration-free full-band image rejection ratio (IRR). The RX supports low-IF and zero-IF operation and features a 3.5-GHz bi-directional IF interface for flex...

Xuzhi Liu, Zi-Cheng Liu, Fang Han et al. · 0 citations

We use cookies to run the site and, with your consent, for analytics and to show ads. See our Cookie Policy.