Skip to content
Conference

Stateless Temporal-Interleaved App-Aware RDMA

Jul 2026 · Fall Joint Computer Conference · pp. 145-152 · 0 citations · 24 references

Abstract

Existing RDMA transports for AI fabrics compromise on scalability, robustness, or hardware overhead. Lossless protocols suffer from PFC-induced congestion spreading under extreme incast, while switch-assisted lossy transports collapse into catastrophic Retransmission Timeout (RTO) storms under silent physical link errors. Furthermore, supporting packet-level load balancing typically requires prohibitive SRAM for out-of-order tracking. We present STAR, a purely end-to-end, stateless, and receiver-driven RDMA architecture. STAR employs chunk-level token pacing to temporally interleave concurrent flows, intrinsically suppressing incast queues and eliminating PFC dependency. By extending Direct Data Placement (DDP) semantics for idempotent memory scatter, it absorbs out-of-order packets with $\mathcal{O}(1)$ hardware state. To handle rare physical drops, an app-aware software watchdog performs full-chunk retransmission, circumventing hardware RTO storms. Evaluations demonstrate that STAR scales linearly under extreme 63-to-1 incast, introduces negligible (~2.5%) collective completion time overhead in ideal lossless fabrics, and prevents catastrophic synchronization barrier stalling under physical link errors.

View source

Similar papers

2026

Reliable RDMA Over Lossy Fabrics via Data-Control Partitioning

Due to the high operational complexity and limited deployment scale of lossless RDMA networks, the community has been exploring efficient RDMA communication over lossy fabrics. State-of-the-art (SOTA) lossy RDMA solutions implement a simplified selective repeat mechanism in RDMA NICs (RNICs) to enhance loss recovery ef...

Wenxue Li, Xiangzhou Liu, Yunxuan Zhang et al. · 0 citations
Book Open access Aug 2026

HyNA: Taming Tail Latency in MoE Training with Hybrid Switch Silicon

HyNA is a fully serverless aggregation system that eliminates dedicated parameter-server nodes by leveraging a novel hardware-software co-designed switch architecture, and reduces synchronization time by up to 1.6X compared to dynamic INA baselines, without compromising bit-level model accuracy.

Yang Liu, Tianxiang Liu, Hai-Peng Yao · 0 citations
Book Open access Aug 2026

Anytest: Localizing the Root Cause of Hardware Transport Performance Anomalies

Anytest, an in-situ black-box testing tool that localizes root causes of transport-layer NPAs on commodity RoCEv2 RNICs and Ethernet switches without re-cabling or hardware modification, and implements Anytest's DPDK-based endpoints, which realize protocol correctness while enforcing μs-level packet timing at the hardw...

Zhaochen Zhang, Jia-Qi Gao, Sheng Cheng et al. · 0 citations
Preprint Sep 2026

Scalable Packet Tracking on FPGAs for Erasure-Coded RDMA over Lossy WANs

Modern AI workloads increasingly rely on scale across architectures that interconnect multiple datacenters to form a single"AI factory", overcoming the power and cooling constraints of individual sites. However, extending Remote Direct Memory Access (RDMA) across wide area networks (WANs) introduces fundamental challen...

Yi-Cheng Qian, Konstantin Taranov, Yevgeny Yankilevich et al. · 0 citations
Preprint Sep 2026

Hardware Acceleration of Block-Diffusion LLM for Edge Devices

The authors co-design WIFiV-LPDDR, a wide-I/O LPDDR system for precision-tagged reads, BRQ-KV for a canonical low-rank-plus-INT8-residual prefix with query-dependent per-entry precision, and DAT-FFN for drift-mapped canonical replacement, adjacent-stage-corrected low-bit delta, or cached-state carry while keeping live...

Wei-Hsing Huang, Kiseok Lee, Ming-Yen Lee et al. · 0 citations
Book Open access Aug 2026

CSIG: Congestion Signaling for Datacenter Transports

This work introduces CSIG, a protocol that delivers precise, multi-bit bottleneck congestion signals via a fixed-length Ethernet header, and proposes Fast Ramp-Up, a congestion control primitive that leverages these bottleneck signals to reduce median RPC latency by 20% and unclaimed bandwidth by 60% in production.

Abhiram Ravi, Nandita Dukkipati, Weiwu Pang et al. · 0 citations

We use cookies to run the site and, with your consent, for analytics and to show ads. See our Cookie Policy.