Skip to content
Preprint

Quantum Error Management in Practice: A Cross-Stack Benchmark

Aug 2026 · 0 citations · 40 references
Physics

TL;DR

The results show that managed error suppression and mitigation can substantially improve current hardware performance, but with distinct accuracy and execution-time tradeoffs.

Abstract

Quantum processors have crossed the one-hundred-qubit mark, but noise continues to limit circuit performance, while full quantum error correction remains too costly for routine use. Error suppression and mitigation therefore play an important role in extracting value from current hardware, yet independent comparisons of commercial solutions on identical workloads and devices remain scarce. We benchmark IBM Qiskit Runtime, Q-CTRL Performance Management, and Qedma QESEM on IBM Pittsburgh, a 156-qubit IBM Quantum Heron r3 processor. For Sampler workloads, we run Bernstein-Vazirani, quantum phase estimation, GHZ-state preparation, and randomized mirror circuits with up to 100 measured qubits, comparing raw execution, IBM measurement twirling, and Q-CTRL. For Estimator workloads, we measure chain-averaged magnetization and correlation observables of an eight-layer transverse-field Ising circuit at 25, 50, and 75 qubits against an exact matrix-product-state reference, comparing IBM raw execution, IBM TREX plus twirling, Q-CTRL, and QESEM. Q-CTRL produced the best results on the three structured Sampler workloads while keeping reported QPU times within the same order as the IBM configurations. Across six Ising observable and system-size cases, aggregate mean absolute error was 0.0883 for IBM raw execution, 0.0807 for IBM TREX plus twirling, 0.0285 for Q-CTRL, and 0.0188 for QESEM. Relative to raw execution, Q-CTRL and QESEM reduced aggregate error by factors of 3.10 and 4.70, respectively, while QESEM used 7.5 to 11.1 times the reported QPU time of Q-CTRL. These results show that managed error suppression and mitigation can substantially improve current hardware performance, but with distinct accuracy and execution-time tradeoffs.

View source

Similar papers

Preprint Sep 2026

Parallel Circuit Execution for Scalable Quantum Computation

The results show that circuit-level parallelism can reduce execution cost on current quantum hardware and simulation time on GPU clusters, with the potential for greater benefits as device quality and qubit counts increase.

Avimita Chatterjee, W. M. Brown, Si-Yuan Niu et al. · 0 citations
Preprint Sep 2026

Quantum computational advantage in random-circuit sampling on IBM superconducting quantum computers

We report forward random-circuit sampling (RCS) on the 120-qubit Nighthawk r2 superconducting processor (\textit{ibm\_phoenix}) with square-lattice connectivity, using 61 qubits, native CZ gates, and the standard cloud execution stack with no benchmark-specific calibration. Two independent fidelity estimators---mirror...

Tigran Sedrakyan, Yuxuan Zhang, H. Karapetyan et al. · 0 citations
Preprint Oct 2026

Evaluating the performance of QEC primitives on quantum processors at large width and depth

Quantum error correction (QEC) relies on repeated parity extraction, mid-circuit measurement (MCM), reset, feed-forward, and scheduling, yet these primitives are usually assessed either in isolation or through resource-demanding experiments. We introduce a few-sample benchmark of QEC-relevant primitives based on an MCM...

J. A. M. K. Michielsen · 0 citations
Preprint Sep 2026

From NISQ to Fault-Tolerance: Applications and Algorithmic Benchmarks for Spin Qubits

This work shows that the compilation method Parity Twine perfectly complements the hardware's capabilities to perform tasks such as the quantum Fourier transform or QAOA, and describes an error detection technique native to Parity Twine, which EO qubits can leverage in a unique and advantageous way to improve algorithm...

F. Lohof, Florian Ginzel, Wolfgang Lechner · 0 citations
Preprint Oct 2026

Error-Corrected Memory and Logic on a Heavy-Hex Superconducting-Qubit Processor

Large quantum computations require high-fidelity error-corrected memory and fault-tolerant logical operations. To achieve these with superconducting circuits, quantum processors will need many components operating with low error rates. In practice, fabrication of monolithic superconducting devices produces unavoidable...

Campbell K. McLauchlan, Georgia M. Nixon, Julien M. Drouet et al. · 0 citations
Preprint Oct 2026

Quantitative Rules for Parallel Calibration and Drift-Resilient Maintenance of Large-Scale Superconducting Quantum Processors

As superconducting quantum processors scale toward hundreds of qubits, manual calibration becomes increasingly costly and difficult to sustain. Here we address two system-level factors governing automated calibration, namely, crosstalk induced by parallel operations and temporal drift of control parameters. On a 66-qub...

Zhi-Hao Wu, Kechengqi Zhu, Shi-Chuan Xue et al. · 0 citations

We use cookies to run the site and, with your consent, for analytics and to show ads. See our Cookie Policy.