Skip to content
Preprint

TIDE: An FPGA quantum-control processor for deterministic adaptive execution with guarded runtime program revision

Aug 2026 · 0 citations · 25 references
Physics Computer Science

TL;DR

TIDE enables runtime adaptation of both parameters and instruction structure while preserving deterministic service of committed quantum-control events, an FPGA quantum-control processor that separates a runtime-revisable future from a hardware-timed committed-event stream.

Abstract

Measurement-responsive quantum experiments require control programs that can revise future operations after execution has begun without disturbing events already committed to precise timing. We present Time-Deterministic and Instruction-Dynamic Execution (TIDE), an FPGA quantum-control processor that separates a runtime-revisable future from a hardware-timed committed-event stream. TIDE provides two complementary update paths: Dynamic Instruction Parameter Update (DIPU) applies a one-shot patch to the next matching event before parameter capture, while Dynamic Instruction Stream Overwrite (DISO) performs guarded replacement, logical deletion, and out-of-line insertion in future resident-program regions. Per-channel committed-event FIFOs isolate accepted descriptors from subsequent control-core and update activity. The implemented Xilinx ZCU102 design meets timing at 250 MHz for the control core and 425 MHz for the timing/update domain. With downstream ready, every tested descriptor committed at least one timing-domain cycle before its programmed timestamp was dispatched in the programmed cycle at the registered output interfaces. In separate post-commit tests, committed timestamps and payloads remained unchanged under the applied perturbations. The minimum all-success mapped DIPU margin was four 250 MHz control-domain cycles. Under continuous payload delivery, an L-word contiguous overwrite completed in L+5 update-domain cycles. Within the characterized guard-distance range, rejected DISO requests preserved the resident path, whereas all admitted replacement, deletion, and insertion transactions exercised here executed a complete revised sequence. TIDE therefore enables runtime adaptation of both parameters and instruction structure while preserving deterministic service of committed quantum-control events.

View source

Similar papers

Preprint Aug 2026

QCORE: A Quantum-Control-Oriented Real-Time Execution Architecture with Extensible Closed-Loop Services and Shared AI Acceleration

Scalable quantum processors require control, readout, feedback, calibration, and error correction to coexist under bounded latency and shared-resource constraints, whereas existing platforms typically optimize only a subset of these capabilities. This article presents QCORE (Quantum-Control-Oriented Real-Time Execution...

He-Yue Li, Yan-Shu Guo, Qi-Chun Liu et al. · 0 citations
Preprint Aug 2026

PACT: Post-route Agentic Checkpoint Tuning for FPGA Timing Closure

Late-stage FPGA timing closure often starts from an implemented design whose remaining violations are visible in timing reports. Engineering change order (ECO) optimization is a standard mechanism for applying localized changes to such designs without restarting the full implementation flow. Automating post-route ECO o...

Huan Lin, Kunlong Li, Ling-Li Wang et al. · 0 citations
Open access Sep 2026

Runtime Firmware Update for 32-Bit Microcontrollers with Instruction Cache Under Concurrent Task Execution

Smart sensor devices increasingly require remote firmware updates to deploy new functionality, security patches and algorithmic improvements without interrupting services. Runtime firmware updates remain a significant challenge in embedded sensing systems, particularly in real-time and high-availability applications wh...

B. Neves, Victor D. N. Santos, José Eduardo G. Oliveira et al. · 0 citations
Preprint Sep 2026

Batch Before You Time: Decision-Scoped Proxy Execution for Timing-Aware Logic Rewriting

Standard Delay Format (SDF)-annotated switching simulation distinguishes delay-dependent activity among functionally equivalent rewrites, but evaluating every candidate repeats timing, compilation, and replay. A zero-delay proxy can remove timed evaluations, but generating that proxy candidate by candidate can cost mor...

Pu-Jun Su · 0 citations
Conference Open access 2026

FPGA-Based Asynchronous FIFO Design for Cross-Clock Domain Data Transmission

For modern digital systems with multiple clock domains, asynchronous First In First Out (FIFO) is the predominant solution for reliable cross-domain data transfer. The two problems of the old design are the risk of metastability in multi-bit pointer synchronisation and incorrect generation of empty/full flags. If only...

Xiao-Xiao Li · 0 citations
Preprint Sep 2026

FT-Weave: Real-Time Compilation Framework for Reconfigurable Fault-Tolerant Quantum Architectures

Fault-tolerant quantum computing (FTQC) is essential for large-scale quantum computation, but realizing useful application throughput requires coordinating resource preparation, assignment, routing, and logical execution under strict hardware and timing constraints. Many FTQC compilation approaches construct offline sc...

Wan-Hsuan Lin, M. Kornjača, Chen Zhao et al. · 0 citations

We use cookies to run the site and, with your consent, for analytics and to show ads. See our Cookie Policy.