Design and ASIC Implementation of a Reconfigurable Hybrid Approximate MAC Architecture for Energy-Efficient Computing
This work presents a suitable design as well as implementing a reconfigurable 32-bit Multiply-Accumulate (MAC) unit based on a hybrid approximate adder architecture aimed at energy-efficient VLSI applications. The proposed design partitions the adder into three segments according to bit significance: an 8-bit approxima...