. KVGowreesrinivas

Optimized 8-bit multiplier architecture using high-order compressors for area-efficient FPGA implementation

These results demonstrate that the proposed compressor-based Wallace Tree multiplier provides an effective balance between area efficiency, power optimization, and computational speed, making it well suited for FPGA-based DSP, image processing, and embedded computing applications.