R. Manjith

An adaptive congestion-aware graph neural routing framework with hybrid microcoded event-driven control for network-on-chip systems

Network-on-Chip (NoC) architectures have become a fundamental communication backbone for many-core processors, artificial intelligence accelerators, edge-computing platforms, and high-performance embedded systems. However, achieving efficient packet routing in large-scale NoCs remains challenging due to dynamic traffic...