Skip to content

Author

Thithikshaa S

1 paper indexed here

We haven’t gathered this author’s papers yet. Follow them and we’ll fetch their work.

Not the right person? Other researchers publish under this name.

Conference Aug 2026

An Area-Efficient 8-Stage Out-Of-Order Risc-V Core with Integrated Floating Point for Embedded FPGA Platforms

An eight-stage out-of-order superscalar RISC-V core with integrated single precision floating point is presented, targeted at embedded FPGA deployment where logic area is constrained but tolerance to long latency floating point operations is still desirable. Dynamic scheduling is realised through a renaming front end b...

Sujal Yatin Vaidya, Thithikshaa S, Sowmyashree Mukunda et al. · 0 citations

We use cookies to run the site and, with your consent, for analytics and to show ads. See our Cookie Policy.