FPGA Architectures to Enable Concurrent LUT and Adder Chain Usage
This work proposes Double-Duty, a logic block architecture that decouples LUTs and adder chains by augmenting four extra inputs of the logic element to bypass LUTs and directly drive the adders.