Skip to content

Author

Veeramusti Jyosna

1 paper indexed here

We haven’t gathered this author’s papers yet. Follow them and we’ll fetch their work.

Not the right person? Other researchers publish under this name.

Conference Aug 2026

An Enhanced CMOS Design for a High-Speed and Low-Power 4X16 Reversible Decoder

In fields including low-power CMOS, DNA computing, quantum computing, photonic, and nanotechnology, among others, reversible logic circuit design is playing a significant role. These days, power dissipation and heat removal issues plague all electronic equipment. Reversible logic circuits can readily solve these issues...

Veeramusti Jyosna, T. Pullaiah · 0 citations

We use cookies to run the site and, with your consent, for analytics and to show ads. See our Cookie Policy.