Real-Time FPGA Implementation of a Low-Complexity Time-Frequency Hybrid Equalization Architecture for DP-QPSK Coherent Reception in Datacenter Scale-Across Interconnects
This work presents a real-time coherent receiving algorithm for 32Gbaud low-complexity DP-QPSK signals and deploys it on a single FPGA for datacenter scale-across interconnects. This real-time hardware algorithm, with a 5/4 samples per symbol (SPS) frequency-domain timing recovery algorithm (TR), a 1 SPS frequency-doma...