Yue-Jun Zhang

Lightweight Bit Manipulation Extension Architecture and Performance Evaluation for RISC-V Processors Based on the NICE Interface

The open and modular RISC V instruction set architecture supports flexible domain specific extensions. However, conventional embedded RISC V processors rely on general purpose instruction sequences to implement bit manipulation operations, which suffer from long execution cycles, low computational efficiency, and high...