Skip to content
Log in
Sponsored Design Multi-Agent AI Systems Using MCP and A2A: Engineer your own Pyt Design Multi-Agent AI Systems Using MCP and A2A: Engineer your own Pyt
Conference

Design of a 32-Bit RISC-V Processor with Dynamic Floating-Point ALU Switching

Abhijith Pananghat Murugesan Hariharan R. Megalingam
Aug 2026 · International Conference on Circuit, Power and Computing Technologies · pp. 45-50 · 0 citations · 13 references

Abstract

This project focuses on designing and simulating a 32-bit RISC-V processor that can switch dynamically between an Integer ALU (RV32I) and a Floating Point ALU (RV32F). The main aim of the work is to make the processor to perform both integer and floating-point operations using a single architecture, which eliminate the need for separate designs. The two ALUs receive the same input values, and a multiplexer inside will select the correct output depending on the type of operation. The entire design is written in Verilog/SystemVerilog and is tested using behavioral simulation in Xilinx Vivado. The simulation results show the correct outputs for both integer and IEEE-754 floatingpoint arithmetic, proving that the switching mechanism works smoothly without any error. The processor uses a simple, nonpipelined structure, making it easy to understand and also it is suitable for academic learning, research practice, and future development. This model also provide a strong base for upcoming improvements such as adding pipeline stages, hazard detection, etc.

DOI Semantic Scholar
View source

Similar papers

Open access Aug 2026

Design and Implementation of a 16-Bit ALU Using Structural Verilog

This papers presents the design and implementation of a 16-bit, 4-function ALU constructed entirely from basic logic gates, using a structural Verilog approach, and demonstrates its potential as a scalable building block for processor architectures.

P. B., Yashaswini H. A. · 0 citations
Open access Sep 2026

Integration of Multiplication and Floating-Point Extensions in Risc-V: Design and Synthesis

This project involves the design and implementation of the multiplication (M) and floating point (F) extensions and their integration with the base RV32I processor in forming an RV32IMF processor. The multiplication and division unit (MDU) and floating-point unit (FPU) are designed to support these extensions. The MDU...

Chu-Liang Lee, Tasigen Visvanathan, K. Chan et al. · 0 citations
Open access Sep 2026

RS5V-SoC: Architecture and ASIC Design of a Vector-Enabled RISC-V SoC

It is demonstrated that for embedded workloads, a 4-lane, 128-bit vector unit with a 32-bit bus offers the best area-performance trade-off, and a design-space exploration of the vector unit is presented.

F. Moraes, Antonio Ribeiro Dos-Santos, Lucas Damo et al. · 0 citations
#edge computing Review Open access Sep 2026

Embedded Microprocessor Technology Based on the RISC-V Instruction Set Architecture

Embedded microprocessor technologies that are based on the open RISC-V instruction set architecture are reviewed, showing that hardware-optimized interrupt schemes have cut down latency to a level similar to proprietary ARM cores, and area-efficient branch predictors can also effectively reduce pipeline stalls in situa...

Jing-Hui Yi · 0 citations
Conference Aug 2026

An Area-Efficient 8-Stage Out-Of-Order Risc-V Core with Integrated Floating Point for Embedded FPGA Platforms

An eight-stage out-of-order superscalar RISC-V core with integrated single precision floating point is presented, targeted at embedded FPGA deployment where logic area is constrained but tolerance to long latency floating point operations is still desirable. Dynamic scheduling is realised through a renaming front end b...

Sujal Yatin Vaidya, Thithikshaa S, Sowmyashree Mukunda et al. · 0 citations

We use cookies to run the site and, with your consent, for analytics and to show ads. See our Cookie Policy.