Skip to content
Book Open access

Lost Bytes At The Crossroads Between User-And Kernel-Level Memory Management

Sep 2026 · Proceedings of the 14th Workshop on Programming Languages and Operating Systems · pp. 34-41 · 0 citations · 28 references

TL;DR

It is shown that—since the kernel manages memory at page-granularity—the user-level allocation scheme must be designed with page alignment in mind, and a classification for physical memory that is lost due to the mismatch of user-space and kernel-space allocation granularities is provided.

Abstract

With soaring DRAM prices, optimizing software for efficient memory use is becoming increasingly important. Essential to this end is the memory management component of the software's language runtime. This component requests page-sized memory from the kernel and subdivides it into smaller blocks to satisfy allocations performed by the software. Since DRAM was comparatively cheap for the preceding decade, contemporary prior work has focused on optimizing this component for performance. A key optimization is conducted on the free path where memory freed by the software is not directly returned to the kernel to satisfy future allocations and avoid costly context switches. In this work-in-progress paper, we illustrate the lost potential of user-level allocators for system-wide memory use. We show that—since the kernel manages memory at page-granularity—the user-level allocation scheme must be designed with page alignment in mind. We provide a classification for physical memory that is lost due to the mismatch of user-space and kernel-space allocation granularities. To empirically illustrate the potential of such an allocation scheme, we conduct experiments with the mallocng allocator where we identify potential savings of up to 75 percent.

Read PDF

Similar papers

Book Open access Sep 2026

User Space Buffer Cache with the Bells and Whistles of a Kernel Page Cache

Nexus is presented, a quasi-user-space I/O stack with a split architecture: a user-space data plane and a lightweight kernel control plane that enables efficient memory usage through shared data structures and in-kernel page reclamation that coordinate global allocation and reclamation across all processes.

Riwei Pan, Yu Liang, Sam H. Noh et al. · 0 citations
Book Open access Sep 2026

McZero: Memory-Controller-Supported Page Zeroing with LPDDR6 Metadata

Computer systems are increasingly bottlenecked by memory performance. A common OS operation is page-frame zeroing: to prevent data leakage, the kernel must initialize pages before exposing them to user mode, consuming compute, bandwidth, and energy resources. McZero replaces eager zeroing by the CPU with a lazy approac...

Alexander Halbuer, Illia Ostapyshyn, Nils Wilbert et al. · 0 citations
Preprint Sep 2026

xTier: Intelligent Tiering for CXL-Enabled Memory

CXL-enabled memory expands server memory capacity, but introduces a page-placement problem: the operating system must decide which pages should reside in DRAM and which should reside on slower CXL memory. Existing systems make this tradeoff in one of two ways. Userspace controllers support flexible policies, but expose...

Sriranga Ramaswamy, Yue-Qi Chen · 0 citations

HostPIMSim: A High-Productivity Framework for Host-Side Processing-in-Memory Simulation

Results show that standardizing the host-interface layer reduces both the engineering cost of PIM simulator development and the energy overhead of simulation-driven workload evaluation, while reducing host CPU utilization and package energy by up to 50% on transfer-intensive workloads.

Jinyong Min, Bernhard Egger · 0 citations
Book Open access Sep 2026

Disk-Based LSMs: An Unexpectedly Good Index for Partly Coherent CXL Memory

Abstract. We consider the design of an in-memory range index for systems with CXL shared memory in which only a small part of the memory is cache coherent. While existing index data structures can be ported to such a setting using a software-coherence approach, the result performs poorly. We find that the key reason is...

Kiranaraddi M. Hombal, Ji-Yu Hu, Marcos K. Aguilera et al. · 0 citations
Preprint Oct 2026

CacheFlex: Direct Software-Managed Access to Higher-Level Cache for Scalable Vector Support

Wider vector/SIMD lanes multiply compute throughput, but cache improvements remain challenging. We identify L1 data cache capacity as the most impactful parameter for performance and efficiency. L1 capacity is constrained by pipeline coupling and latency requirements; private L2 offers an order of magnitude more capaci...

Jing-Qun Zhang, Mao-Hua Nie, Jia-Yi Wang et al. · 0 citations

We use cookies to run the site and, with your consent, for analytics and to show ads. See our Cookie Policy.