Skip to content
Preprint

A Lightweight Fault-Detection Scheme for Barrett Modular Multiplication Using Multiple Conditional Reduction Paths

Aug 2026 · 0 citations · 20 references
Computer Science

TL;DR

A Statistical Reduction Monitoring (SRM) method is employed to protect the BM M unit against such adversarial conditions, which incurs minimal hardware overhead while providing efficient detection of both random and deliberate faults in PQC and FHE infrastructures.

Abstract

Polynomial multiplication is the most resource-, time-, and energy-critical operation in lattice-based Post-Quantum Cryptography (PQC) and Fully Homomorphic Encryption (FHE) schemes. Lattice-based PQC schemes such as Kyber and Dilithium have already been standardized, while lattice- based FHE schemes such as BGV, BFV, and CKKS are widely recognized as leading candidate in FHE area. Barrett Modular Multiplication (BMM) for polynomial multiplication is widely adopted in PQC and FHE hardware accelerators due to its hardware friendly nature and efficient modular reduction capabilities. However, Side-Channel Attacks (SCAs) and Hardware Trojans may introduce intentional faults, while aging and various other factors can cause unintentional faults. These faults may target the BM M unit, one of the most critical components of PQC and FHE infrastructures, potentially leading to information leakage and compromising system security. In this paper, we employ a Statistical Reduction Monitoring (SRM) method to protect the BM M unit against such adversarial conditions. The proposed approach incurs minimal hardware overhead while providing efficient detection of both random and bur

View source

Similar papers

Open access Sep 2026

From Multiplication to Recovery: A Single-trace Side-Channel Attack on HQC

This work presents a comprehensive Soft-Analytical Side-Channel Attack (SASCA) targeting the implementation of the iterative Karatsuba algorithm, and presents the optimized factor graph and algorithm tailored to the binary values and sparsity of HQC to make the SASCA more practical.

Yi-Kang Guo, Yu-Chang Hu, Yan-Bin Li et al. · 0 citations
Open access Sep 2026

Area Efficiency in Constant-Cycle Schemes

This work proposes CCHPC1.1, an arbitrary-order masked gadget construction that improves Constant-Cycle Hardware Private Circuits (CCHPC) while preserving security in the Robust but Relaxed (RR) d-probing model and under the Probe- Isolating Non-Interference (PINI) composability notion.

Daniel Lammers, Lukas Weber, A. Moradi · 0 citations
Conference Aug 2026

A High-Speed and Low-Complexity NTT Hardware Architecture for CRYSTALS-Kyber

With the ongoing standardization of Post-Quantum Cryptography (PQC), polynomial multiplication in lattice-based cryptographic schemes has emerged as a critical performance bottleneck. The Number Theoretic Transform (NTT), as the core technique for accelerating such computations, plays a decisive role in determining the...

Qing-Xin Xie, Li-Ping Wang, Xiao Liu et al. · 0 citations
Conference Aug 2026

Hardware Acceleration of CRYSTALS-Dilithium for Secure Booting on Shakti C-Class RISC-V Processor

Post-quantum cryptography (PQC) architectures are becoming essential for secure boot mechanisms in embedded RISC-V systems due to emerging quantum threats against RSA and ECDSA in the coming years. The paper presents a hardware-accelerated CRYSTALS-Dilithium implementation on India's indigenous Shakti C-Class processor...

Darshana N. Sankhe, Soham Lotlikar, Suman Swain et al. · 0 citations
2026

Coupling Leakage in Theory and Practice - Unveiling (Post-PnR) Security Flaws in Masked FPGA-Mapped Designs

This work focuses on detecting (low-level) vulnerabilities in masked FPGA designs through experimental and tool-assisted evaluation and shows how to formally abstract, unveil, and mitigate such leakages, thereby enabling a security-aware FPGA design flow that spans from the behavioral to the physical level.

Nicolai Müller, Daniel Lammers, Simon Osterheider et al. · 0 citations

We use cookies to run the site and, with your consent, for analytics and to show ads. See our Cookie Policy.