Skip to content

𝑆 2 Loop: Explore Optimal Authentication Block Strategy for ML

· 0 citations · 26 references

TL;DR

This paper introduces 𝑆 2 Loop, a framework that introduces a flexible, all-level partitioning based AuthBlocks for ensuring full coverage of the entire design space, a realistic layout-based memory model, and an Authentication-Layout-Mapping co-search algorithm to explore the drastic combinatorial design space to figure out optimal mapping, layout, and authentication choice for multi-layer workloads.

View source

Similar papers

Conference Open access Sep 2026

FPGA Acceleration of Fully Homomorphic Encryption with Adaptive Key Switching

Fully Homomorphic Encryption (FHE) enables privacy-preserving cloud services but incurs substantial computation overhead, making hardware acceleration essential. Among FHE operations, key-switching is a major performance bottleneck. Recent cryptographic advances introduce a novel key-switching method (i.e., KLSS) that...

Zhi-Han Xu, Jayashree Adivarahan, Rajgopal Kannan et al. · 0 citations
Sep 2026

PipSORE: pipelined AES hardware design with shared one-round key expansion

PipSORE is introduced, a novel architectural optimization focused on area and power and the single- and multi-core PipSORE architectures are proposed and evaluated and utilize the outer-round pipelining technique.

M. M. Mahmoud, Sherif O. B. Farraj, Abeer Farouk Ali · 0 citations
Conference Aug 2026

Control Flow Defense Technology for RISC-V Based on Encrypted Shadow Stacks

RISC-V instruction set architecture plays an important role in embedded systems with its characteristics of open source, free and modular design. However, it is susceptible to code reuse attacks due to the lack of memory protection mechanisms. For this reason, the paper proposes a design scheme for encrypted shadow sta...

De-Hao Yang, Gang Li, Peng-Jun Wang et al. · 0 citations
Sep 2026

Low Power and High-Speed VLSI Architecture for AES Cryptographic Processor

This paper shows that a single architecture can be used to build fast and ultra-low-power AES hardware efficiently on FPGA, ASIC, and RISC-V. The system uses automated design exploration and adaptive decision-making to choose architectural parameters like pipeline stages, S-Box implementation, and voltage-frequency sca...

Durgam Muskinamma, Gutti Nagaswetha · 0 citations
Preprint Oct 2026

System-Level Optimization Beyond Cryptographic Kernels: An ML-KEM Case Study on Arm Cortex-M7

Recent work on embedded post-quantum cryptography has focused primarily on instruction-level optimization, including arithmetic-kernel improvements, assembly tuning, register allocation, and instruction scheduling. Using the Module-Lattice-Based Key-Encapsulation Mechanism (ML-KEM) on an Arm Cortex-M7 as a case study,...

Mahmoud Abdelhafeez Sayed, Mostafa Taha, Gurp Nijjer · 0 citations
Conference Aug 2026

RDL-PUF: A Reconfigurable Double-Latch PUF with Multi-Nonlinear Obfuscation against Modeling-Attack

Strong physical unclonable functions (PUFs) are widely used for lightweight device authentication, but their challenge-response mappings are vulnerable to machine-learning modeling attacks. Existing PUFs based on double-latch cells can improve modeling resistance, yet their fixed physical paths limit entropy extraction...

Jia-Ji He, Hao-Yu Lv, Jun-Feng Cai et al. · 0 citations

We use cookies to run the site and, with your consent, for analytics and to show ads. See our Cookie Policy.