SymFT, a high-throughput simulator for Clifford-dominated circuits with Pauli rotations, stochastic Pauli noise, mid-circuit Pauli measurements, and measurement-record-controlled Pauli feedback, achieves state-of-the-art sampling performance.
Abstract
Fault-tolerant protocols often consist largely of stabilizer subcircuits, yet the non-Clifford operations required for universality make exact sampling costly. We present SymFT, a high-throughput simulator for Clifford-dominated circuits with Pauli rotations, stochastic Pauli noise, mid-circuit Pauli measurements, and measurement-record-controlled Pauli feedback. It combines two ideas. First, symbolic Clifford--Pauli frame factorization reduces branch-probability sampling to Pauli rotations and measurement projectors, with noise and feedback represented by symbolic signs. Since the residual Clifford and Pauli frames are unitary, they do not affect branch probabilities and need not be applied in every shot. Second, adaptive stabilizer-coordinate planning uses a shared stabilizer--destabilizer tableau to define the basis and stores only the active non-stabilizer degrees of freedom in a dynamically sized dense active-state vector. It resolves basis changes once and emits direct multi-coordinate sampling instructions, thereby avoiding per-shot tableau updates and localization-induced Clifford transformations of the dense vector. Across the tested pure-Clifford and near-Clifford circuits, SymFT achieves state-of-the-art sampling performance. On a single CPU core, it achieves a $2.51\text{--}2.56\times$ speedup over Stim for surface-code circuits and a $1.86\text{--}3.51\times$ speedup over Clifft for magic-state cultivation and distillation circuits. For the tested cultivation circuits, its GPU sampling throughput also exceeds that of our previous simulator, SOFT, by more than two orders of magnitude.
It is shown cut-count minimization is an unreliable proxy in practice: a globally cleaner partition can reduce cross-cut count yet increase wall-clock time, because it imbalances T-gate density across halves and inflates per-half stabilizer-frame size.
A measurement of what diagrammatic post-processing recovers from structural redundancy in the Solovay-Kitaev algorithm, which optimizes for numerical convergence rather than circuit economy, and its output carries structural redundancy that a gate-level compiler cannot see.
Dulari De Silva, A. Mahasinghe, Chon-Fai Kam et al.· 0 citations
Plaquette is presented, a theoretical framework and software suite that computes the logical performance of fault-tolerant architectures directly from the physics of such imperfections and provides a direct path from the open-system physics of a device to the logical performance of the FTQC built on it.
Raul Conchello Vendrell, Carlos D'iaz L'opez, Ish Dhand et al.· 0 citations
We introduce a family of quantum circuits that possess standard indicators of classical simulation hardness including high entanglement entropy, magic, and non-Gaussianity, yet admit efficient classical simulation via matrix product states (MPS). Our construction uses logical circuits of high-rate Calderbank-Shor-Stean...
Aydin Deger, Stergios Koutsioumpas, Mark A. Webster et al.· 1 citation
The contrast between settings is the central finding: when approximate outputs can be rescued by post-processing, the transformer succeeds; when exact discrete correctness is required, autoregressive drift limits reliability, with both inference-time search and data scaling as effective levers while training-side fine-...
Mehdi Saeedi, E. Richter, P. Hartke· arXiv.org· 0 citations
A hidden structure within MGT is uncovered -- after backpropagating the Pauli measurements, MGT protocols can be viewed as encoding the input state into a stabilizer code heralded by the measurement outcomes, followed by a logical non-Clifford gate.
Yunzhe Zheng, A. Zang, Aleksander Kubica· 1 citation
We use cookies to run the site and, with your consent, for analytics and to show ads.
See our Cookie Policy.