Skip to content

The Free Lunch Has a Queue: Characterizing On-chip Compression Accelerators for Analytics

· 0 citations · 47 references

TL;DR

It is found that hardware offload is not a universal replacement for CPU compression, and compression should be scheduled dynamically: route blocks by codec, operation, size, and accelerator load; cap per-device sub-mission concurrency; and fall back to software when offload is unsupported or saturated.

View source

Similar papers

Preprint Aug 2026

Oasis: Hiding the Cost of Querying Parquet Files in the Datapath

Oasis is a data-processing SmartNIC that offloads Parquet decoding into the network datapath as a custom hardware accelerator, and shows that Oasis hides the cost of Parquet decoding behind the network datapath with minimal overhead, overlapping the scan with the remainder of the query execution.

Jonas Dann, Luca Tagliavini, Gustavo Alonso · 0 citations
Open access 2026

Cache memory architecture: A comparative analysis of Intel and AMD cache memory systems

This study provides a comprehensive analysis of cache memory, including its historical evolution, hierarchical levels (L1–L3), architectural design, and functional significance in modern computing systems, and indicates that cache size alone does not present a statistically significant difference between AMD and Intel...

Bukie, P. T., Ogar, A. A., Obono, I. Ofem et al. · 0 citations
Review Aug 2026

Concurrency Response of Plain Global Loads on the NVIDIA H100

The main result concerns the plain-load path: attained LDG bandwidth peaks at a small offered per-thread load (K ~ 2) and then declines, by about 35% from K=2 to K=8 at the authors' primary configuration.

S. Manjunath, Rahul Ramachandra · 0 citations
Conference Aug 2026

Characterizing Predictability–Latency Trade-offs of KV-Cache SSD Offloading in LMCache for LLM Serving Systems

KV-cache offload is widely used to stretch GPU memory for LLM serving, but its storage behavior has not been characterized at the block-device level. In this paper, we study LMCache through realworld multi-session workloads that span same/different context $\times$ same/different prompt, using over 100 stateless reques...

Ying He, Dingsen Shi, Yanbo Dai et al. · 0 citations
Jul 2026

Valinor: Architectural Support for Fast, Energy-Efficient and Programmable Physical Memory Allocation

Vinor is presented, a hardware-OS cooperative memory allocation substrate that combines software flexibility with hardware-class performance and full-system simulation further evaluates the programmable allocation engine and six allocation libraries, showing that Valinor provides hardware-class performance without sacr...

K. Kanellopoulos, Spiros Galanopoulos, Konstantinos Sgouras et al. · 0 citations
Book Aug 2026

WADO: A Distributed WORM Storage Service for Asynchronous Data Operations

WADO is presented, a distributed write-once-read-many (WORM) object-store runtime for data-centric workloads that closes this gap through three coordinated mechanisms: scope-centric processing, explicit pipeline decomposition, and interference-aware explicit parallelism.

Karim Youssef, Hariharan Devarajan, Nikoli Dryden et al. · 0 citations

We use cookies to run the site and, with your consent, for analytics and to show ads. See our Cookie Policy.