Skip to content

Scheduling Table Architecture of Remote Data Conversion Unit

Sep 2026 · SAE technical paper series · Vol 1 · 0 citations · 15 references

TL;DR

This architecture significantly reduces data transmission jitter, improves system determinacy and fault - tolerance ability, meets the requirements of the DO - 297 standard for functional independence and safety, and provides an effective solution for improving the determinacy of the civil aviation Remote Data Conversion Unit.

Abstract

This paper addresses the determinacy issue of multi-task execution in the Remote Data Conversion Unit of an integrated modular avionics (IMA) system in a non - operating system environment. A three - level hierarchical static scheduling table architecture for the Remote Data Conversion Unit is proposed. In this architecture, the maximum execution cycle of functional parameters is used as the device scheduling table cycle, the minimum execution cycle is used as the scheduling block cycle, and the worst - case execution time is used as the functional execution time. Through hierarchical design, the orderly connection of functions, scheduling blocks, and devices is achieved. A periodic interrupt mechanism is adopted between scheduling blocks to ensure time alignment at the scheduling block cycle level. Inside the scheduling block, a polling mechanism is used to perform static sorting according to the worst - case execution time of functions, and a wait function is introduced to achieve time alignment and fault isolation. For fault - tolerant faults, a delayed response strategy is adopted to avoid violating atomicity. For non - fault - tolerant faults, rapid detection and restart processing are achieved relying on periodic interrupts. A Simulink model is used to conduct a comparative simulation of the Remote Data Conversion Unit using a competition mechanism and the scheduling table mechanism. The results show that under normal and fault conditions, this architecture significantly reduces data transmission jitter, improves system determinacy and fault - tolerance ability, meets the requirements of the DO - 297 standard for functional independence and safety, and provides an effective solution for improving the determinacy of the civil aviation Remote Data Conversion Unit.

View source

Similar papers

Open access Sep 2026

Adaptation of the Linux Operating System Kernel for Microprocessor-Based Interlocking System

Examination of the specific aspects of using the Linux operating system in a microprocessorbased interlocking system built on microcomputers and programmable controllers using industrial controllers with x86 architecture processors shows that the use of a standard Linux configuration is not optimal for a specialized in...

А. Т. Козлов · 0 citations
#software testing Open access Oct 2026

A deterministic memory management architecture for real-time brake test bench based on virtual instrumentation framework

The long-term stability of industrial measurement and control systems depends on effective software memory management. This paper presents a memory management method for LabVIEW-based measurement and control systems to address long-term stability issues caused by the implicit memory mechanisms of the dataflow paradig...

Yu Liu, Jia-Jun Song, Zi-Guang Wang et al. · 0 citations
Open access 2026

On some approaches to increase the fault tolerance of the computing cluster of an intelligent transport system, taking into account the priorities of the tasks

Background. The article is devoted to the study of methods for ensuring fault tolerance of cluster computing systems used in intelligent transport systems (ITS). Approaches to the rational allocation and redistribution of tasks in the conditions of failures of computing modules, as well as issues of ensuring the requir...

M. Gorodnichev · 0 citations
Conference Sep 2026

Safety-Critical Deadline Compliant Static Task Scheduling for Heterogeneous Architectures

Currently, the prevalence of heterogeneous multicore architectures even in real-time safety-critical embedded systems is rising, as an increasing number of applicationspecific accelerators are introduced into the core architecture to tackle more and more complex problems. This does create a challenge for the modern dev...

Jonas Hollmann, Jakob Arndt, Holger Blume · 0 citations
Open access Aug 2026

Optimized Pipelined RISC-V Processor with Data Hazard Detection for Verification of Ethernet Controller

This study proposes the design and FPGA implementation of an Optimized Pipelined RISC-V Processor, designed as a high throughput controller for Ethernet networking environment that uses a pipelined data path based on the RV32I instruction set.

S. Rao, Satish S. Bhairannawar · 0 citations
Conference Open access 2026

Low-Power Asynchronous FIFO Based on Idle-Awareness and Hierarchical Update Control

Asynchronous First-In First-Out (FIFO) buffers are widely used in multi-clock digital systems to enable reliable data transfer across independent clock domains. Conventional asynchronous FIFO designs mainly focus on functional correctness and clock domain crossing (CDC) reliability, while power efficiency during idle p...

Yu-Cheng Liu · 0 citations

We use cookies to run the site and, with your consent, for analytics and to show ads. See our Cookie Policy.