Skip to content
Conference

Hardware-Assisted Context Preservation for Deterministic Task Switching in a RISC-V Real-Time Execution Model

Jul 2026 · International Conference on Control, Decision and Information Technologies · pp. 3292-3297 · 0 citations · 15 references

Abstract

Temporal predictability in real-time preemptive embedded systems is strongly influenced by how execution contexts are interrupted and resumed. This paper investigates whether hardware-assisted context preservation can reduce the temporal jitter introduced by conventional task switching in a RISC-V real-time execution model. A controlled comparative evaluation is performed between a standard shared-pipeline execution configuration and a context-preserving multi-context execution configuration under identical scheduler-driven periodic workloads. The study focuses on determinism-oriented task switching indicators, including deadline misses, preemption counts, switch-related flush events, and accumulated switch overhead. Four control-oriented experimental scenarios are used to expose progressively different switching conditions, ranging from baseline periodic execution to frequent preemption, near-saturation behavior, and tight-deadline pressure. The results show that preserving execution context across preemptions consistently reduces switching overhead and improves deadline-related behavior under recurring real-time activations. The benefits of context-preserving execution become progressively more visible under elevated preemption pressure, reduced timing slack, and tighter deadline conditions. The study therefore provides a controlled comparative basis for analyzing deterministic task switching in RISC-V real-time execution models.

View source

Similar papers

Open access Jul 2026

nSim-RV: A Reproducible RISC-V Framework for Scheduler-Aware Timing Scalability Under Increasing Task Concurrency

As RISC-V processors are increasingly considered for embedded real-time and control-oriented systems, evaluating how timing behavior changes under increasing task concurrency becomes essential. Adding runnable tasks can amplify preemptions, context-switch activity, response-time variability, execution jitter, and deadl...

Nicolai Iuga, N. Găitan, I. Zagan et al. · 0 citations
Open access Aug 2026

Retention-Based Energy-Efficient and High-Core-Utilization Scheduling for Arbitrary-Deadline DAGs

A retention-oriented scheduling framework for always-on arbitrary-deadline Directed Acyclic Graph workloads, consisting of two algorithms with a clear progression, and shows that, compared with a representative work-conserving baseline with automatic retention/PG, PREHS reduces static energy consumption.

Xiangzhen Xiao, Weijie Wang, Wei-Chen Liu et al. · 0 citations
Conference Jul 2026

Joint Scheduling of Pipeline Workflows and Real-Time Jobs with Varying Laxity Constraints

The correct and timely execution of complex workloads in distributed systems relies on effective task scheduling mechanisms. This paper examines scheduling strategies for pipeline workflow applications coexisting with mixed-criticality periodic real-time tasks that exhibit heterogeneous laxity constraints. These real-t...

H. Karatza · 0 citations
Open access Sep 2026

VCSRT extended page table assisted virtual memory mapping framework for efficient dynamic resource allocation in industrial edge virtualized runtimes

The shift toward the Industrial Internet imposes new requirements on industrial edge runtime systems for rapid resource configuration and dynamic application deployment. However, existing embedded and real-time runtimes suffer from low efficiency and redundant logic in dynamic physical memory management, which can hard...

Xin-Kai Zhang, W. Dai · 0 citations
Preprint Aug 2026

TIDE: An FPGA quantum-control processor for deterministic adaptive execution with guarded runtime program revision

TIDE enables runtime adaptation of both parameters and instruction structure while preserving deterministic service of committed quantum-control events, an FPGA quantum-control processor that separates a runtime-revisable future from a hardware-timed committed-event stream.

Xiaoqing Luo, Jiayu Song, Xiaolu Su · 0 citations
Preprint Jul 2026

Analyzing RV32/RV64 Trade-offs for FreeRTOS Latency on 8-Stage RISC-V Soft Processors

Although many commercial RISC-V platforms provide real-time operating system support, practical examples that explain how to enable a preemptive RTOS on a custom bare-metal RISC-V soft processor remain limited, leaving the interaction between processor microarchitecture, interrupt handling, and RTOS context switching d...

Hyun-Inn Kang, Geonwoo Yu, Jongwon Kim et al. · 0 citations

We use cookies to run the site and, with your consent, for analytics and to show ads. See our Cookie Policy.