Skip to content
Preprint

Spicing up Genetic Netlist Generation with LLMs

Aug 2026 · 0 citations · 50 references
Computer Science

TL;DR

LLM-SPICEMixer is introduced, a hybrid synthesis framework that augments genetic netlist generation with IGEL (Inspiration-Guided Evolution with LLMs), an LLM-based proposal operator that improves the median final training reward and the median validation-selected test reward.

Abstract

Analog circuit topology synthesis remains challenging because useful designs occupy a tiny fraction of a combinatorial search space, and small structural changes can induce highly nonlinear changes in behavior. Evolutionary algorithms are attractive because they can optimize over discrete circuit topologies using only black-box evaluations, but they often require many SPICE simulations and may converge prematurely. We introduce LLM-SPICEMixer, a hybrid synthesis framework that augments genetic netlist generation with IGEL (Inspiration-Guided Evolution with LLMs), an LLM-based proposal operator. During search, IGEL prompts an LLM with high-performing circuits from the elite set and instructs it to generate a new SPICE netlist, which is then evaluated by SPICE and selected using the same reward mechanism as conventional genetic operators. Thus, the LLM contributes structured topology proposals while simulation remains the source of truth. We evaluate LLM-SPICEMixer on a challenging benchmark task: synthesizing transistor-level circuits that implement a discriminant function for Iris classification. Compared with the genetic framework without LLM guidance, LLM-SPICEMixer improves the median final training reward by 8.4% and the median validation-selected test reward by 8.8%. The best validation-selected circuit achieves 93.3% test accuracy at the nominal tt corner and 85.9% average test accuracy across 17 process, voltage, and temperature corners.

View source

Similar papers

Open access Aug 2026

Compensation-Aware Topology Synthesis of Multistage Op-Amp

This paper proposes AnalogSyn, a tool for compensation-aware topology synthesis of multistage operational amplifiers, which achieves richer compensation strategy diversity and more efficient, interpretable topology-space exploration.

Mingzhen Li, Bo Li, Bei Yu et al. · 0 citations
Preprint Aug 2026

NetlistBench: Evaluating LLM Reliability in SPICE Netlist Recognition and Manipulation

NetlistBench identifies netlist reliability as a distinct bottleneck for trustworthy LLM-based circuit design automation as well as a structure-verified benchmark for SPICE netlist recognition and manipulation.

Jiarui Ma, Jianghan Wang, Yuheng Ma et al. · 1 citation
Open access Jul 2026

Timing-driven Approximate Logic Synthesis Based on Cooperative Search

This paper develops two LAC search actions specialized in critical path shortening and area reduction, respectively, and shows that compared to a state-of-the-art area-driven method, this framework further reduces 20% critical path delay with comparable area savings, while being 7.9× faster.

Xiangfei Hu, Yuyang Ye, Chang Meng et al. · 0 citations

Beyond Scalar Fitness: Behavioural Feedback for LLM-Driven Metaheuristic Evolution

It is found that neutral framing of behavioural features, reporting the feature value without prescriptive advice, consistently outperforms the prescriptive variants, and that prescriptive feedback steers the median feature value in the advised direction in only 37% of cases despite empirically grounded advice.

Max Harell, N. Stein, Thomas Bäck · 0 citations

V ENDI E VOLVE : Towards Diversity-Aware LLM-Guided Evolutionary Search

V ENDI E VOLVE augments LLM-guided evolutionary search with label-free distributional diversity signals that diagnose population-level collapse and keep semantically distinct programs influential as context for future LLM mutations.

Lei Lei, Atharva Sehgal, L. H. Yoon et al. · 0 citations
Preprint Aug 2026

FinHardBench: Can LLMs Generate Latency-Aware Hardware for Financial Computing?

FinHardBench, a benchmark of 33 financial computing tasks, is presented together with three experiments that mirror the real-world FPGA iteration cycle: generating new modules from specifications, tuning system-level configurations across a 6-stage trading pipeline, and adapting existing modules to specification change...

Weimin Fu, He-Jia Zhang, Ming-Hao Shao et al. · 0 citations

We use cookies to run the site and, with your consent, for analytics and to show ads. See our Cookie Policy.