Skip to content
Open access

Timing-driven Approximate Logic Synthesis Based on Cooperative Search

Jul 2026 · ACM Transactions on Design Automation of Electronic Systems · 0 citations · 11 references

TL;DR

This paper develops two LAC search actions specialized in critical path shortening and area reduction, respectively, and shows that compared to a state-of-the-art area-driven method, this framework further reduces 20% critical path delay with comparable area savings, while being 7.9× faster.

Abstract

Approximate logic synthesis (ALS) is a promising design paradigm for error-resilient applications. It can automatically generate circuits with optimized delay, area, and power at the cost of small errors. Existing methods mainly apply local approximate changes (LACs) to shorten critical paths or reduce area. However, given the large search space of LACs, they struggle to achieve a good trade-off between both objectives. This restricts the timing optimization potential of approximate circuits, particularly since area savings can be reinvested to enhance the drive strength of timing-critical gates. This paper leverages population-based search to explore LACs with positive timing influence in parallel. We develop two LAC search actions specialized in critical path shortening and area reduction, respectively. Guided by a recommender system aware of circuit topology and quality, individuals iteratively execute suitable LAC search actions and refine their explored LAC sets by conflict-free combinations, thus balancing reductions in critical path depth and area. Area savings are then reinvested to enhance the drive strength of timing-critical gates, enabling further timing improvement. Experimental results show that compared to a state-of-the-art area-driven method, our framework further reduces 20.3% critical path delay with comparable area savings, while being 7.9× faster.

Read PDF

Similar papers

Preprint Aug 2026

SynAct: A Reasoning-Acting Large Language Model Agent for Adaptive Synthesis Optimization

SynAct is presented, an adaptive closed-loop LLM reasoning--acting agent that iteratively diagnoses live synthesis reports and reasons over the current circuit state, retrieved tool knowledge, and historical optimization experience to issue targeted commands to improve timing.

Fang-Zhou Liu, Peiyi Han, Jia-Wei Liu et al. · 0 citations
Preprint Aug 2026

FinHardBench: Can LLMs Generate Latency-Aware Hardware for Financial Computing?

FinHardBench, a benchmark of 33 financial computing tasks, is presented together with three experiments that mirror the real-world FPGA iteration cycle: generating new modules from specifications, tuning system-level configurations across a 6-stage trading pipeline, and adapting existing modules to specification change...

Weimin Fu, He-Jia Zhang, Ming-Hao Shao et al. · 0 citations
Preprint Aug 2026

Spicing up Genetic Netlist Generation with LLMs

LLM-SPICEMixer is introduced, a hybrid synthesis framework that augments genetic netlist generation with IGEL (Inspiration-Guided Evolution with LLMs), an LLM-based proposal operator that improves the median final training reward and the median validation-selected test reward.

Stefan Uhlich, Yagiz Gençer, Andrea Bonetti et al. · 0 citations
Jul 2026

EXPLORE: Exploration with Guided Search for Analog Topology Generation using Language Models

ExPLORE is established as the first framework to integrate structured test-time search with LM decoding with transformer-based decoding for analog topology generation, and a practical step toward scaling LLM-driven design automation.

Guanglei Zhou, Chen-Chia Chang, Yikang Shen et al. · 0 citations
Jul 2026

CoEvoP&R: Co-Evolving Placement Objectives with Routing Feedback via Large Language Models

CoEvoP&R addresses limitations with a large language model (LLM)-based framework that automatically evolves analytical placement objectives and reduces post-route routed wirelength and congestion across eight ChiP-Bench Nangate45 designs and three seeds.

Ruogu Chen, W. Xiao, Ramesh Karri et al. · 0 citations

NPN-ApproxLib: DNN-Aware Approximate Multiplier Design via NPN Classes

This paper introduces a methodology, based on Negation-Permutation-Negation (NPN) classes, to explore a reduced number of approximate multipliers based on the error within DNN applications to overcome limitations of previous works.

Sallar Ahmadi-Pour, C. Jha, Sajjad Parvin et al. · 0 citations

We use cookies to run the site and, with your consent, for analytics and to show ads. See our Cookie Policy.