Skip to content
Preprint

Zeppelin: Client-Side BFV Encryption and Decryption for Helium-Powered Microcontrollers

Oct 2026 · 0 citations · 29 references
Computer Science

TL;DR

Zeppelin is presented, the first HE library to use an embedded vector instruction set, the first to support both encryption and decryption on an embedded device, and the first BFV implementation on MCU-class hardware.

Abstract

The growth of the Internet of Things (IoT) has raised concerns over the privacy of data collected by resource-constrained sensing devices. Homomorphic encryption (HE) addresses this by letting a device encrypt its data once and an untrusted cloud server compute on the ciphertext without seeing the values. In practice, HE's memory and computational cost have kept it out of reach of microcontroller-class devices. Prior work, SEAL-Embedded, made this feasible using CKKS, but left three gaps: its arithmetic is entirely scalar, even on hardware with a vector instruction set; it never decrypts on the device, so the client cannot consume a result; and it does not explore BFV, whose encoding uses only integer arithmetic and decrypts exactly. We present Zeppelin, the first HE library to use an embedded vector instruction set, the first to support both encryption and decryption on an embedded device, and the first BFV implementation on MCU-class hardware. Zeppelin vectorizes the number-theoretic transform, HE's main bottleneck, for ARM's Helium extension, and includes a decryption procedure that avoids large-integer arithmetic and timing leakage of the secret key. A server-side adapter converts Zeppelin's ciphertexts into a format compatible with Microsoft SEAL, so the device handles encryption and decryption while the server performs all homomorphic computation. On an STM32N6 MCU with an ARM Cortex-M55, Zeppelin encodes and encrypts 4096 packed values in 4.76 ms (seeded symmetric, 128-bit security per the HE standard) and decrypts and decodes the result in 5.38 ms, using under 500 KB of RAM, with the vectorized NTT engine ${\sim}2.7\times$ faster than an equivalent scalar implementation on the same core.

View source

Similar papers

Open access Sep 2026

Lightweight Sensor Data Encryption on ESP32 Using the Pi Number for Dynamic Operations

Since intercepted sensor data can reveal user activities, lightweight cryptography is essential for protecting information in resource-constrained devices. Although ARX-based lightweight schemes offer high computational efficiency, their lack of inherent non-linear substitution and permutation layers motivates their in...

M. A. Cardona-López, Santiago Segura-Romo, Aura Luz Barcenas-Medina et al. · 0 citations
Preprint Oct 2026

Efficient and Implementation-Hardened RBLWE on Commodity Cortex-M Microcontrollers

An ISA-accelerated and implementation-hardened realization of Ring Binary Learning with Errors (RBLWE) encryption on a commodity ARM Cortex-M33 microcontroller and demonstrates a practical acceleration-security tradeoff for RBLWE on off-the-shelf microcontrollers and reusable architecture-aware techniques for lightweig...

Muhammad Asim Javaid, M. A. Pasha, Muhammad Ali Siddiqi · 0 citations
Review Open access Oct 2026

The Use of Fully Homomorphic Encryption at Server-Side In Https: A Mini Review

With As the need for secure digital communication has been growing, the requirement to safeguard sensitive data during communication is becoming more important, as well as when the data is processed on the server-side. As with HTTPS, Transport Layer Security (TLS) encryption provides security for the data while it is b...

Mahesh S. Pokharkar, Surendra Yadav, A. Banubakode · 0 citations
Conference Sep 2026

A Lightweight AI-Framework using PUFs and Chaos-based Encryption for IoT Devices

Internet of Things (IoT) devices in critical domains has been mentioned and as a result, it has caused intense pressure on the hardware security. The conventional cryptographic protocols impose a limiting computation and memory overhead on sparse edge devices. The given paper will be an integrated adaptive security arc...

Vishwas D. B., Muralidhar B. M., N. Naveen et al. · 0 citations
Open access 2025

Design of Secure Hardware Architectures for Post-Quantum Cryptography Applications

A cryptographically relevant quantum computer is no longer science fiction, and that reality has forced the standardization of post-quantum cryptographic (PQC) algorithms: the lattice-based Kyber (ML-KEM) and Dilithium (ML-DSA), the code-based Classic McEliece, and the hash-based SPHINCS+ among them. Getting these algo...

Prabhakar Rao Barre · 0 citations
Open access Oct 2026

Hardware Evaluation of a Lightweight Secure Communication Protocol for Constrained IoT Devices

This paper details the design and hardware evaluation of a lightweight communication protocol for constrained Internet of Things (IoT) devices. The design was implemented on one single Nordic nRF52840 Development Kit (ARM Cortex-M4F, 64 MHz) with the help of Zephyr OS, using the micro-ECC library for ECDH key exchange...

Turelle Ange Leslie Aroun Faimindi Beregnon, Lawrence Ngugi, I. Muisyo · 0 citations

We use cookies to run the site and, with your consent, for analytics and to show ads. See our Cookie Policy.