Aug 2026· International Symposium on Low Power Electronics and Design· pp. 1-7· 0 citations· 37 references
Computer Science
TL;DR
FREEMAP is an overhead-free WR algorithm that preserves dataflow consistency without runtime operations or hardware modifications, and eliminates the hardware overhead of conventional WR across diverse models and datasets.
Abstract
Resistive random-access memory (ReRAM)-based in-memory computing (IMC) systems provide high energy efficiency and storage density for deep neural network (DNN) acceleration, but stuck-at faults (SAFs) substantially degrade reliability. Weight remapping (WR) can mitigate SAFs; however, existing approaches either ignore dataflow consistency or require additional hardware to restore it. We propose FREEMAP, an overhead-free WR algorithm that preserves dataflow consistency without runtime operations or hardware modifications. FREEMAP combines layer-wise filter reordering (LFR), which globally reorders filters across a layer for fault resilience, with row group remapping (RGR), which realigns the next layer's weight rows to the reordered outputs. Across diverse models and datasets, FREEMAP eliminates the hardware overhead of conventional WR, reducing area and energy to 0.02×-0.06× and 0.04×-0.14×, respectively. Compared with state-of-the-art dataflow-aware WR, it further reduces area and energy to 0.45×-0.47× and 0.52×-0.63× while maintaining comparable accuracy.
DdlRT leverages two orthogonal arrays to build a two-level mapping across racks and nodes, deterministically placing stripes on designated storage nodes, which avoids or significantly reduces transition traffic while preserving load balance at both the rack and node levels.
Xiao-Tong Geng, Hao-Qi Duan, Liang-Liang Xu et al.· Proceedings of the Internati...· 0 citations
This work assesses three fault-tolerant memory architectures with increasing redundancy levels for radiationhardened systems. The baseline architecture (S0) uses a single ECC-protected memory bank. The S1 architecture introduces dual modular redundancy combined with cross-bank syndrome comparison, which eliminates Sile...
Marcus A. A. Bezerra, Jarbas Silveira, César A. M. Marcon et al.· Symposium on Integrated Circ...· 0 citations
Disaggregated memory (DM) architectures enhance resource utilization and architectural scalability by separating computing and memory resources into distinct pools connected via high-speed interconnects, such as RDMA and CXL. Adaptive radix tree (ART) is a widely used range index known for its efficient support of vari...
Bo-Wen Zhang, Shen-Gan Zheng, Jing-Xian Li et al.· IEEE transactions on compute...· 0 citations
This work proposes FALCON, a fault-tolerant, MTJ-based in-memory arithmetic architecture integrated with Stochastic Computing (SC), and investigates the proper functionality of FALCON on morphological closing as a realistic noise-tolerant image processing case study.
Farzad Razi, M. Moghadam, Sercan Aygün et al.· 0 citations
We propose GraceSSD, a per-file storage abstraction that exposes the inherent error resilience of modern machine learning (ML) applications to the underlying flash device. GraceSSD lets an application attach a lightweight resilience hint to each file through the standard extended-attribute (xattr) interface, declaring...
Seung-Kwan Kang, Hyungseok Ko, Hyun Dong Lee et al.· Proceedings of the 18th ACM...· 0 citations
Evaluation using cycle-accurate hardware-software co-simulation demonstrates that CHIPSMORE effectively sustains high throughput across varying model sizes, context lengths, and batch sizes while maintaining favorable power scaling.