Skip to content

DeepNC: A Fast GNN-based Pre-Verification Surrogate for TSN Configuration

Jul 2026 · arXiv.org · Vol abs/2607.24398 · 0 citations · 36 references
Computer Science

TL;DR

DeepNC is a novel pre-verification surrogate module that pioneers the structural fusion of NC principles into a Graph Neural Network (GNN) for TSN configuration-space exploration, and significantly improves worst-case delay prediction accuracy over state-of-the-art learning-based methods.

Abstract

Time-Sensitive Networking (TSN) is critical to deterministic communication in safety-critical domains, with formal verification such as Network Calculus (NC) serving as the cornerstone for schedulability guarantees. However, during automated configuration-space exploration, repeated schedulability analysis consumes over 90% of the total configuration time, becoming the primary bottleneck for large-scale TSN configurations. To address this challenge, we propose DeepNC, a novel pre-verification surrogate module that pioneers the structural fusion of NC principles into a Graph Neural Network (GNN) for TSN configuration-space exploration. Rather than replacing formal verification, DeepNC acts as a high-speed pre-verification filter, reserving computationally expensive formal verification only for promising candidates. Extensive evaluations demonstrate that DeepNC significantly improves worst-case delay prediction accuracy over state-of-the-art learning-based methods, increasing the average $R^2$ by 55.8% and reducing the average MAPE by 65.3%. More importantly, its high-fidelity regression substantially reduces the number of formal verification calls during configuration-space exploration by 93.25%, while accelerating NC-based verification by more than two orders of magnitude.

View source

Similar papers

2026

Knowledge-Aware Schedulability Analysis for Time-Sensitive Networking: A GNN-Based Method

Industrial automation is rapidly evolving toward flexible production. This transition requires networks to ensure the deterministic transmission of varying traffic sets across different production stages. Consequently, the system must be capable of rapidly analyzing whether fixed network resources can accommodate all s...

Qi-Ru Chen, Xin-Ping Guan, Lei Xu et al. · 0 citations
Preprint Aug 2026

FinHardBench: Can LLMs Generate Latency-Aware Hardware for Financial Computing?

FinHardBench, a benchmark of 33 financial computing tasks, is presented together with three experiments that mirror the real-world FPGA iteration cycle: generating new modules from specifications, tuning system-level configurations across a 6-stage trading pipeline, and adapting existing modules to specification change...

Weimin Fu, He-Jia Zhang, Ming-Hao Shao et al. · 0 citations
Jul 2026

Bridging the Sim-to-Real Gap under Real-Time Constraints in Autonomous Racing

This paper frames sim-to-real transfer in autonomous racing as a full-stack, real-time systems problem, and introduces a structured three-layer perspective (Physical/Cyber/Execution) to analyze how mismatches propagate and amplify through closed-loop feedback.

Hossein Maghsoumi, Yaser P. Fallah · 0 citations
Review Aug 2026

Making Time-Sensitive Networking Deployable: A Comprehensive Lifecycle Architecture

This work presents a comprehensive overview of the TSN deployment lifecycle, current challenges, limitations of existing tools, and future research directions for TSN deployment and management, and identifies key research gaps from a deployment perspective and provides guidance for the development of next-generation de...

Rubi Debnath, Paul Pop, Silviu S. Craciunas et al. · 0 citations
Book Open access Aug 2026

Verifying Non-Deterministic Convergence on a Global Production WAN

This paper presents our experience deploying TianYan on Alibaba Cloud's global production WAN, which is, to the best of our knowledge, the first system for verifying non-deterministic convergence on a global production WAN. In daily operation, we rely on simulation-based configuration verifiers that assume a single con...

Xing Fang, Fang-Dan Ye, Yifei Yuan et al. · 0 citations
Open access 2026

CertiHybrid-B: A Lyapunov-Budget-Aware Quantized Neural Predictive Controller for Certification-Oriented RTOS–FPGA Co-Architectures

This paper presents CertiHybrid-B, an RTOS–FPGA co-architecture pairing a FreeRTOS-class host with a streaming FPGA datapath supporting both the projected timing feasibility and the control stability of the hard real-time controller path.

Sungkwan Youm, Taeyoon Kim · 0 citations

We use cookies to run the site and, with your consent, for analytics and to show ads. See our Cookie Policy.