Skip to content

Harvesting Sub-Microsecond CXL Memory Stalls with LiteSwitch

· 0 citations · 66 references

TL;DR

L ITE S WITCH is presented, a lightweight hardware-software co-design that opportunistically harvests otherwise idle cycles caused by CXL memory accesses and recovers up to 80% of the performance lost due to CXL access latency, enabling the adoption of CXL memory without prohibitive slowdowns.

View source

Similar papers

Review Aug 2026

Concurrency Response of Plain Global Loads on the NVIDIA H100

The main result concerns the plain-load path: attained LDG bandwidth peaks at a small offered per-thread load (K ~ 2) and then declines, by about 35% from K=2 to K=8 at the authors' primary configuration.

S. Manjunath, Rahul Ramachandra · 0 citations
Book Open access Sep 2026

CopyCat: Harvesting the Frequency Tax of Bulk Memory Copy

Bulk memory copying (memcpy) is a dominant operation in modern data centers, driven by storage engines, in-memory databases, and caches. The emergence of heterogeneous memory (CXL, persistent memory, remote NUMA) further increases the volume of concurrent memory copy operations, making it easier to saturate the shared...

Ze-Cheng Li, Jian Zhang · 0 citations
Preprint Sep 2026

xTier: Intelligent Tiering for CXL-Enabled Memory

CXL-enabled memory expands server memory capacity, but introduces a page-placement problem: the operating system must decide which pages should reside in DRAM and which should reside on slower CXL memory. Existing systems make this tradeoff in one of two ways. Userspace controllers support flexible policies, but expose...

Sriranga Ramaswamy, Yue-Qi Chen · 0 citations

HostPIMSim: A High-Productivity Framework for Host-Side Processing-in-Memory Simulation

Results show that standardizing the host-interface layer reduces both the engineering cost of PIM simulator development and the energy overhead of simulation-driven workload evaluation, while reducing host CPU utilization and package energy by up to 50% on transfer-intensive workloads.

Jinyong Min, Bernhard Egger · 0 citations
Book Open access Sep 2026

PLINK: A GPU-Initiated I/O Platform Exploiting NVMe Parallelism

PLINK (Parallel-Link), a GPU-initiated I/O platform that addresses this gap through three targeted optimizations: SQ/CQ decoupling to hide device latency, command-ID-indiscriminate polling to eliminate exhaustive CQ search overhead, and warp-level doorbell batching to minimize PCIe MMIO writes and reduce warp divergenc...

Jaewoong Jung, Hyukyul Kang, J. Choi · 0 citations

We use cookies to run the site and, with your consent, for analytics and to show ads. See our Cookie Policy.