Skip to content

PMDlink – Bridging the Gap Between DPDK and Hardware Packet Processing

· 1 citation · 9 references

TL;DR

This work proposes PMDlink, a side-channel API enabling direct hardware control via DPDK’s PMD, exposing advanced packet processing features without major driver modifications, by integrating DPDK with Linux switchdev, thus combining software flexibility and hardware acceleration.

View source

Similar papers

Review Open access 2026

Programmable Data Planes for AI Infrastructure Readiness: Abstractions, Accelerators, and Systems—A Survey

This survey provides a detailed examination of the practical capability boundaries of prominent programmable data plane technologies, including Protocol-Oblivious Forwarding (POF), Programming Protocol-independent Packet Processors (P4), the extended Berkeley Packet Filter (eBPF), and the Network Programming Language (...

Yaying Chen, S. Layeghy, Marius Portmann · 0 citations
Book Open access Aug 2026

Spillway: Orchestrating DPU and Host into a Unified vSwitching Fabric

Spillway introduces a DPU-host hybrid data plane that repurposes idle host CPU resources to process spillover traffic when the DPU becomes the bottleneck, and decouples virtual switching capacity from static DPU hardware limits.

Xiaochong Jiang, Dian Fan, Yilong Lv et al. · 0 citations
Book Open access Aug 2026

Dorado: Scaling SmartNIC Session Tables on Commodity DDRs

Dorado is a novel design that scales SmartNIC session tables entirely on inexpensive DDR modules and uses three new techniques that extract commodity DDR performance by restructuring session table layout, decomposing processing pipelines to reduce locking, and scheduling memory accesses to minimize stalls.

Heng Yu, Kai Ren, Jiajun Liang et al. · 0 citations
Book Open access Sep 2026

XDP_CLONE: Efficient In-Driver Packet Duplication for eBPF-Accelerated Systems

This work presents XDP_CLONE, a system that performs packet duplication directly within the network driver, eliminating socket buffer allocation and significantly reduces overhead and improves performance for eBPF network applications up to 2.3x.

Marco Mazzella, Vladimiro Paschali, Francesco Fazzari et al. · 0 citations
Open access Sep 2026

A Deterministic FPGA-CPU Data Interaction Architecture with Cache-Aware Core Selection for Real-Time Systems

The architecture introduces two reusable system-level design principles: interrupt-independent notification via sequence counters, avoiding OS-mediated jitter as much as possible, and cache-aware core selection based on the non-uniform cache architecture (NUCA) to reduce the variability of access latency, thereby achie...

Hui-Ji Zheng, Qing Liu, Kang Wang et al. · 0 citations
Book Open access Sep 2026

Can Software-based Transport Perform Like RDMA?

It is shown that TCP performance can be dramatically improved by following the design philosophy of RoCE, which integrates kernel bypassing, segment offloading, and zero-copy buffer management, and software TCP stacks can achieve performance parity with modern RNICs.

Yonghwan Chung, Yi-Han Dang, Kyoungsoo Park · 0 citations

We use cookies to run the site and, with your consent, for analytics and to show ads. See our Cookie Policy.