Skip to content
Open access

Cross-Platform Memory Instrumentation Protection Technology and Efficient Micro-Patch Intervention Based on System Critical Calls

Aug 2026 · Advanced Electromagnetics · Vol 15, pp. 2750-2758 · 0 citations

TL;DR

By integrating runtime event monitoring, adaptive protection updating, and low-latency intervention mechanisms, the proposed approach provides an effective engineering solution for secure information processing, real-time system protection, and resilient distributed computing environments.

Abstract

Continuous protection of cross-platform computing systems requires real-time monitoring, low-latency intervention, and adaptive security updates without service interruption. This study proposes a cross-platform memory instrumentation protection framework based on critical system-call semantics and an efficient micro-patch intervention mechanism. A unified runtime monitoring architecture is developed to provide platform-independent memory behavior acquisition through semantic abstraction and event-driven instrumentation. To enable dynamic protection evolution, a lightweight micro-patch engine is designed to support real-time address mapping, state-consistency verification, and atomic hot replacement of protection logic. A structured patch description model and collaborative interaction protocol are further established to ensure secure deployment and controllable activation across heterogeneous operating environments. Experimental evaluation on Linux and Windows platforms demonstrates that the proposed mechanism achieves atomic activation within 3.2–3.7 ms and completes dynamic intervention within 12.0–13.6 ms. The protection framework significantly improves attack interception capability while maintaining acceptable runtime overhead under varying system loads. By integrating runtime event monitoring, adaptive protection updating, and low-latency intervention mechanisms, the proposed approach provides an effective engineering solution for secure information processing, real-time system protection, and resilient distributed computing environments.

Read PDF

Similar papers

2026

MGDefender: Scan-Cycle-Aware PLC Protection Through Embedded Virtualization and Lightweight I/O Anomaly Detection

Industrial Control Systems (ICS) are increasingly exposed to cyber-physical attacks such as man-in-the-middle manipulation, sensor spoofing, and protocol-compliant command injection. Network-side defenses may lose process visibility under encrypted traffic or protocol-compliant spoofing, whereas host-side monitoring ca...

Yi-Fan Zhang, Lei Ren, Ya-Zhe Wang et al. · 0 citations
Preprint Oct 2026

PEEK: Heterogeneous Parallelism for Privileged Error Detection in Safety-Critical Processors

Heterogeneous parallel error detection architecture has been widely studied for safeguarding OoO superscalar processors in safetycritical systems, as it achieves significantly lower hardware overhead compared to traditional LockStep, by exploiting the parallelism that exists in a secondary execution. However, previous...

Ting-Bin Wang, Zhen-Jun Guo, Bing Guo et al. · 0 citations
#software testing Open access Oct 2026

A deterministic memory management architecture for real-time brake test bench based on virtual instrumentation framework

The long-term stability of industrial measurement and control systems depends on effective software memory management. This paper presents a memory management method for LabVIEW-based measurement and control systems to address long-term stability issues caused by the implicit memory mechanisms of the dataflow paradig...

Yu Liu, Jia-Jun Song, Zi-Guang Wang et al. · 0 citations
Review Open access Aug 2026

User Privacy Attacks through Self-Modifying Code Conflicts

This paper systematically analyze a set of x86 instructions that directly or indirectly invalidate instruction cache lines, revealing measurable timing asymmetries between cache hits and misses, and shows that these SMC-induced timing artifacts can be leveraged to mount high-resolution cache attacks that are both steal...

Seonghun Son, Daniel Moghimi, Berk Gulmezoglu · 0 citations
Book Open access Sep 2026

Towards eBPF Support in a Memory-Safe OS: A Case Study on Asterinas

While eBPF is widely used for kernel extensibility, its integration into memory-safe kernel architectures remains largely unexplored. We present preliminary work on integrating eBPF into Asterinas, a framekernel that restricts unsafe Rust to a minimal Trusted Computing Base (TCB). We introduce an eBPF hook at the UDP p...

Yi-Jia Chen, Che-Rung Lee · 0 citations

We use cookies to run the site and, with your consent, for analytics and to show ads. See our Cookie Policy.